A νMOS Soft-Maximum Current Mirror

Bradley A. Minch, Chris Diorio, Paul Hasler, Carver Mead

Computation and Neural Systems
California Institute of Technology
Pasadena, CA 91125
(818) 395-6996
bminch@pcmp.caltech.edu

ABSTRACT

In this paper, we describe a novel circuit consisting of $N+1$ MOS transistors and a single floating gate which computes a soft maximum of N current inputs and reflects the result in the output transistor. An intuitive description of the operation of the circuit is given. Data from a working two-input version of the circuit is presented and discussed. The circuit features a high output voltage swing and an interesting feedback mechanism which causes its output impedance to be comparable to that of a normal MOS transistor despite the fact that the output device is a floating-gate transistor.

I. Introduction

Analog VLSI signal processing has come to be the subject of much interest and active research in recent times. [1] In particular, the current-mode approach in which quantities of interest are represented as currents and voltages play only an incidental role in the operation of the circuit has become the focus of much attention. [2] Among the plethora of nonlinear operations required to perform current-mode signal processing, the maximum function stands out as being particularly useful. A *soft-maximum* function is one which follows the largest input and changes over in a smooth manner when the magnitude of two or more inputs become comparable. The circuit presented in this paper computes a soft-maximum of N current inputs and reflects the result in its output.

Floating-gate MOS transistors have been used to great advantage in analog VLSI in the capacity of long-term non-volatile information storage devices. The quantity of charge stored on the gate of these transistors has been used as free parameters which are adapted so as to increase the precision of analog circuits [3, 4, 5] and as weights in various VLSI implementations of neural networks [6, 7, 8]. Recently, a marvelous way of using floating-gate MOS transistors was proposed [9] in which multiple "control gates" capacitively couple into the floating gate, establishing its voltage as a weighted sum of the input voltages via a capacitive divider. The channel of the floating-gate transistor then forms a current which is a nonlinear function of the voltage on the floating gate. In [9] these compound devices were dubbed neuron MOS (neuMOS or νMOS) transistors in view of a loose analogy between the function performed by these devices and by cells in the nervous system. A simple above threshold model is derived in [9] and a number of interesting applications are discussed. A corresponding subthreshold model is developed in [10]. The soft-maximum current mirror presented in this paper uses a single floating gate with N control gates and N channels beneath it to enforce a competition between the various input currents, the largest of which establishes the voltage on the floating gate. An additional channel beneath the floating gate computes the output current.



Figure 1: N-input soft-max current mirror.

II. Circuit Description and Operation

A schematic diagram of an N-input soft-maximum current mirror is depicted in Figure 1. The circuit consists of a