

Page 9.0-1



Outline

- Section 9.1 Switched Capacitor Circuits
- Section 9.2 Switched Capacitor Amplifiers
- Section 9.3 Switched Capacitor Integrators

Section 9.4 - z-domain Models of Two-Phase, Switched Capacitor Circuits, Simulation

Section 9.5 - First-order, Switched Capacitor Circuits

Section 9.6 - Second-order, Switched Capacitor Circuits

Section 9.7 - Switched Capacitor Filters

Section 9.8 - Summary

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

- © P.E. Allen, 2001

Page 9.1-1

Analog CMOS Circuit Deisgn -

9.1 - SWITCHED CAPACITOR CIRCUITS

RESISTOR EMULATION

Switched capacitor circuits are not new. James Clerk Maxwell used switches and a capacitor to measure the equivalent resistance of a galvanometer in the 1860's.

Parallel Switched Capacitor Equivalent Resistor:




Figure 9.1-1 (a.) Parallel switched capacitor equivalent resistor. (b.) Continuous time resistor of value R.

Two-Phase, Nonoverlapping Clock:






Figure 9.1-2 - Waveforms of a typical two-phase, nonoverlapping clock scheme.





EXAMPLE 9.1-2 - Design of a Series-Parallel Switched Capacitor Resistor Emulation

If C1 = C2 = C, find the value of C that will emulate a 1M Ω resistor if the clock frequency is 250kHz.

Solution

The period of the clock waveform is 4µsec. Using above relationship we find that C is given as, $2C = \frac{T}{R} = \frac{4x10^{-6}}{10^6} = 4\text{pF}$

Therefore, C1 = C2 = C = 2pF.

Chapter 9 - Switched Capacitor Circuits (6/4/01)

© P.E. Allen, 2001

Page 9.1-7

Analog CMOS Circuit Deisgn -

SUMMARY OF THE FOUR SWITCHED CAPACITOR RESISTANCE CIRCUITS

Switched Capacitor Resistor Emulation Circuit	Schematic	Equivalent Resistance
Parallel	$\begin{array}{c} \phi_1 \\ \phi_2 \\ \psi_1(t) \\ \overline{o} \\ \end{array} \\ \hline \end{array} \\ \begin{array}{c} \phi_2 \\ \psi_2(t) \\ \overline{o} \\ \overline{o} \\ \end{array} \\ \hline \end{array}$	$\frac{T}{C}$
Series	$ \begin{array}{c} $	$\frac{T}{C}$
Series-Parallel	$ \begin{array}{c} $	$\frac{T}{C_1^{\circ} + ^{\circ}C_2}$
Bilinear	$ \begin{array}{c} \phi_1 & \phi_2 \\ \phi_2 & \phi_1 & \phi_2 \\ \phi_1 & \phi_2 & \phi_2 & \phi_2 & \phi_2 & \phi_2 \\ \phi_1 & \phi_2 & \phi_2 & \phi_2 & \phi_2 \\ \phi_2 & \phi_1 & \phi_2 & \phi_2 & \phi_2 & \phi_2 & \phi_2 & \phi_2 \\ \phi_1 & \phi_2 & \phi_2 & \phi_2 & \phi_2 & \phi_2 & \phi_$	$\frac{T}{4C}$



Page 9.1-8



Consider the following continuous time, first-order, low pass circuit:

The transfer function of this simple circuit is,

$$H(j\omega) = \frac{V_2(j\omega)}{V_1(j\omega)} = \frac{1}{j\omega R_1 C_2 + 1} = \frac{1}{j\omega \tau_1 + 1}$$

where $\tau_1 = R_1 C_2$ is the time constant of the circuit and determines the accuracy.

Continuous Time Accuracy

Let $\tau_1 = \tau_C$. The accuracy of τ_C can be expressed as,


 $\frac{d\tau_c}{\tau_c} = \frac{dR_1}{R_1} + \frac{dC_2}{C_2} \implies 5\% \text{ to } 20\% \text{ depending on the size of the components}$ Discrete Time Accuracy Let $\tau_1 = \tau_D = \left(\frac{\tilde{T}}{C_1}\right)C_2 = \left(\frac{1}{f_*C_1}\right)C_2$. The accuracy of τ_D can be expressed as,

 $\frac{d\tau_D}{\tau_D} = \frac{dC_2}{C_2} - \frac{dC_1}{C_1} - \frac{df_c}{f_c} \implies 0.1\% \text{ to } 1\% \text{ depending on the size of components}$

The above is the primary reason for the success of switched capacitor circuits in CMOS technology.

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

- © P.E. Allen, 2001



Analog CMOS Circuit Deisgn -

Page 9.1-10

ANALYSIS METHODS FOR TWO-PHASE, NONOVERLAPPING CLOCKS - CONT'D

Time-domain Relationships:

The previous figure showed that,

$$v^*(t) = v^o(t) + v^e(t)$$

 $(\phi_2).$

where the superscript *o* denotes the odd phase (ϕ_1) and the superscript *e* denotes the even phase ϕ_1 .

For any given sample point, t = nT/2, the above may be expressed as

$$v^* \left(\frac{nT}{2}\right)_{n=1,2,3,4,5,6,\cdots} = v^{o} \left(\frac{nT}{2}\right)_{n=1,3,5,\cdots} + v^{e} \left(\frac{nT}{2}\right)_{n=2,4,5,\cdots}$$

z-domain Relationships:

Consider the one-sided z-transform of a sequence, v(nT), defined as

$$V(z) = \sum_{n=0}^{\infty} v(nT)z^{-n} = v(0) + v(T)z^{-1} + v(2T)z^{-2} + \cdots$$

for all z for which the series V(z) converges.

Now, this equation can be expressed in the z-domain as

 $V^*(z) = V^0(z) + V^e(z) \,.$

The z-domain format for switched capacitor circuits will allow us to analyze transfer functions.

Chapter 9 - Switched Capacitor Circuits (6/4/01)

© P.E. Allen, 2001

Page 9.1-11

Analog CMOS Circuit Deisgn -

TRANSFER FUNCTION VIEWPOINT OF SWITCHED CAPACITOR CIRCUITS

Input-output voltages of a general switched capacitor circuit in the z-domain.

$$V_i(z) = V_i^{o}(z) + V_i^{o}(z) \longrightarrow V_o(z) = V_o^{o}(z) + V_o^{o}(z)$$
Switched
Capacitor
Circuit
 $\phi_1^{\uparrow} \phi_2^{\uparrow}$

z-domain transfer functions:

$$H^{ij}(z) = \frac{V_o^j(z)}{V_i^i(z)}$$

where *i* and *j* can be either *e* or *o*. For example, $H^{oe}(z)$ represents $V_o^e(z)/V_i^o(z)$. Also, a transfer function, H(z) can be defined as

$$H(z) = \frac{V_o(z)}{V_i(z)} = \frac{V_o^e(z) + V_o^o(z)}{V_i^e(z) + V_i^o(z)} \ .$$

APPROACH FOR ANALYZING SWITCHED CAPACITOR CIRCUITS 1.) Analyze the circuit in the time-domain during a selected phase period. 2.) The resulting equations are based on $q = Cv$. 3.) Analyze the following phase period carrying over the initial conditions from the previous analysis 4.) Identify the time-domain equation that relates the desired voltage variables. 5.) Convert this equation to the z-domain. 6.) Solve for the desired z-domain transfer function. 7.) Replace z by $e^{j\omega T}$ and examine the frequency response. Chapter 9 - Switched Capacitor Circuits (6/4/01) © Chapter 9 - Switched Capacitor Circuits (6/4/01) @ P.E. Allen, 2001 Analog CMOS Circuit Deisgn Page 9.1 EXAMPLE 9.1-3 - Analysis of a Switched Capacitor, First-order, Low pass Filter Use the above approach to find the z-domain transfer function of the first-order, low pass	
 2.) The resulting equations are based on <i>q</i> = <i>Cv</i>. 3.) Analyze the following phase period carrying over the initial conditions from the previous analysis 4.) Identify the time-domain equation that relates the desired voltage variables. 5.) Convert this equation to the <i>z</i>-domain. 6.) Solve for the desired <i>z</i>-domain transfer function. 7.) Replace <i>z</i> by <i>e^{iaT}</i> and examine the frequency response. 	
 Analog CMOS Circuit Deisgn Page 9.1 EXAMPLE 9.1-3 - Analysis of a Switched Capacitor, First-order, Low pass Filter Use the above approach to find the z-domain transfer function of the first-order, low pass 	s.
Analog CMOS Circuit Deisgn Page 9.1 EXAMPLE 9.1-3 - Analysis of a Switched Capacitor, First-order, Low pass Filter Use the above approach to find the z-domain transfer function of the first-order, low pass	
 Analog CMOS Circuit Deisgn Page 9.1 EXAMPLE 9.1-3 - Analysis of a Switched Capacitor, First-order, Low pass Filter Use the above approach to find the z-domain transfer function of the first-order, low pass 	
Analog CMOS Circuit Deisgn Page 9.1 EXAMPLE 9.1-3 - Analysis of a Switched Capacitor, First-order, Low pass Filter Use the above approach to find the z-domain transfer function of the first-order, low pass	
 Analog CMOS Circuit Deisgn Page 9.1 EXAMPLE 9.1-3 - Analysis of a Switched Capacitor, First-order, Low pass Filter Use the above approach to find the z-domain transfer function of the first-order, low pass 	
EXAMPLE 9.1-3 - Analysis of a Switched Capacitor, First-order, Low pass Filter Use the above approach to find the z-domain transfer function of the first-order, low pass	1
EXAMPLE 9.1-3 - Analysis of a Switched Capacitor, First-order, Low pass Filter Use the above approach to find the z-domain transfer function of the first-order, low pass	1-13
switched capacitor circuit shown below. This circuit was developed by replacing the resistor, R_1 , of t previous circuit with the parallel switched capacitor resistor circuit. The timing of the clocks is also shown. This timing is arbitrary and is used to assist the analysis and does not change the result. $ \begin{array}{c} $	the
Solution $\phi_{\underline{1}}: (n-1)T \le t \le (n-0.5)T$ Equivalent circuit:	
$v_{1}^{o}(n-1)T C_{1} C_{2} \xrightarrow{+} v_{2}^{e}(n-\frac{3}{2})T v_{2}^{o}(n-1)T \qquad v_{1}^{o}(n-1)T C_{1} \xrightarrow{+} v_{2}^{e}(n-\frac{3}{2})T v_{2}^{o}(n-1)T$ Equivalent circuit.	
The voltage at the output (across C_2) is $v_2^o(n-1)T = v_2^e(n-3/2)T$ (

(3)

EXAMPLE 9.1-3 - Continued

$$v_{1}^{e}(n-1/2)T \bigcirc_{-}^{C_{1}} v_{1}^{o}(n-1)T \bigcirc_{-}^{C_{2}} v_{2}^{o}(n-1)T} v_{2}^{o}(n-1)T \bigcirc_{-}^{C_{2}} v_{2}^{o}(n-1)T} v_{2}^{o}(n-1)T \bigcirc_{-}^{C_{2}} v_{2}^{o}(n-1)T O_{-}^{C_{2}} v_{2}^{o}(n-1)T O_{-}^{C_{2}$$

The output of this circuit can be expressed as the superposition of two voltage sources,

$$v_1^o(n-1)T$$
 and $v_2^o(n-1)T$ given as
 $v_2^e(n-1/2)T = \left(\frac{C_1}{C_1+C_2}\right)v_1^o(n-1)T + \left(\frac{C_2}{C_1+C_2}\right)v_2^o(n-1)T.$ (2)

If we advance Eq. (1) by one full period, T, it can be rewritten as

$$v_2^o(n)T = v_2^e(n-1/2)T.$$

Substituting, Eq. (3) into Eq. (2) yields the desired result given as

$$v_2^{o}(nT) = \left(\frac{C_1}{C_1 + C_2}\right) v_1^{o}(n-1)T + \left(\frac{C_2}{C_1 + C_2}\right) v_2^{o}(n-1)T.$$
(4)

Chapter 9 - Switched Capacitor Circuits (6/4/01)

Page 9.1-15

Analog CMOS Circuit Deisgn -

EXAMPLE 9.1-3 - Continued

z-domain Analysis

The next step is to write the z-domain equivalent expression for Eq. (4). This can be done term by term using the sequence shifting property given as


$$v(n - n_1)T \leftrightarrow z^{-n_1}V(z) .$$
⁽⁵⁾

The result is

$$V_2^o(z) = \left(\frac{C_1}{C_1 + C_2}\right) z^{-1} V_1^o(z) + \left(\frac{C_2}{C_1 + C_2}\right) z^{-1} V_2^o(z).$$
(6)

Finally, solving for $V_2^o(z)/V_1^o(z)$ gives the desired z-domain transfer function for the switched capacitor circuit of this example as

$$H^{oo}(z) = \frac{V_2^o(z)}{V_1^o(z)} = \frac{z^{-1}\left(\frac{C_1}{C_1 + C_2}\right)}{1 - z^{-1}\left(\frac{C_2}{C_1 + C_2}\right)} = \frac{z^{-1}}{1 + \alpha - \alpha z^{-1}} \text{, where } \alpha = \frac{C_2}{C_1}.$$
 (7)



THE OVERSAMPLING ASSUMPTION

The oversampling assumption is simply to assume that $f_{signal} \ll f_{clock} = f_c$.

This means that,

$$f_{signal} = f << \frac{l}{T} \Rightarrow 2\pi f = \omega << \frac{2\pi}{T} \Rightarrow \omega T << 2\pi.$$

The importance of the oversampling assumption is that is permits the design of switched capacitor circuits that approximates the continuous time circuit until the signal frequency begins to approach the clock frequency.

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

Page 9.1-19

- © P.E. Allen, 2001

Analog CMOS Circuit Deisgn -

EXAMPLE 9.1-5 - Design of Switched Capacitor Circuit and Resulting Frequency Response

Design the first-order, low pass, switched capacitor circuit of Ex. 9.1-3 to have a -3dB frequency at 1kHz. Assume that the clock frequency is 20kHz Plot the frequency response for the resulting discrete time circuit and compare with a first-order, low pass, continuous time filter. *Solution*

If we assume that ωT is less than unity, then $cos(\omega T)$ approaches 1 and $sin(\omega T)$ approaches ωT . Substituting these approximations into the magnitude response of Eq. (2) of Ex. 9.1-4 results in

$$\mathbf{H}^{oo}(e^{j\omega T}) \approx \frac{1}{(1+\alpha) \cdot \alpha + \mathbf{j}(1+\alpha)\omega T} = \frac{1}{1 + \mathbf{j}(1+\alpha)\omega T}.$$
 (1)


Comparing this equation to the simple, first-order, low pass continuous time circuit results in the following relationship which permits the design of the circuit parameter α .


$$\omega \tau_1 = (1 + \alpha) \omega T \tag{2}$$


Solving for α gives


$$\alpha = \frac{\tau_1}{T} - 1 = f_c \tau_1 - 1 = \frac{f_c}{\omega_{.3dB}} - 1 = \frac{\omega_c}{2\pi\omega_{.3dB}} - 1 .$$
(3)

Using the values given, we see that $\alpha = (20/6.28) \cdot 1 = 2.1831$. Therefore, $C_2 = 2.1831C_1$.









Page 9.2-8

FREQUENCY RESPONSE OF SWITCHED CAPACITOR AMPLIFIERS

Replace z by $e^{j\omega T}$.

$$H^{oe}(e^{j\omega T}) = \frac{V_{out}^{e}(e^{j\omega T})}{V_{in}^{o}(e^{j\omega T})} = -\left(\frac{C_1}{C_2}\right)e^{-j\omega T/2}$$

and

$$H^{ee}\left(e^{j\omega T}\right) = \frac{V_{out}^{e}\left(e^{j\omega T}\right)}{V_{in}^{e}\left(e^{j\omega T}\right)} = -\left(\frac{C_{1}}{C_{2}}\right)e^{-j\omega T}$$

If C_1/C_2 is equal to R_2/R_1 , then the magnitude response is identical to inverting unity gain amplifier. However, the phase shift of $H^{oe}(e^{j\omega T})$ is

 $\operatorname{Arg}[H^{oe}(e^{j\omega T})] = \pm 180^{\circ} - \omega T/2$

and the phase shift of $H^{oe}(e^{j\omega T})$ is

 $\operatorname{Arg}[H^{ee}(e^{j\omega T})] = \pm 180^{\circ} - \omega T.$

Comments:

- The phase shift of the switched capacitor inverting amplifier has an excess linear phase delay.
- When the frequency is equal to $0.5f_c$, this delay is 90°.
- One must be careful when using switched capacitor circuits in a feedback loop because of the excess phase delay.

Chapter 9 - Switched Capacitor Circuits (6/4/01)


- © P.E. Allen, 2001

Page 9.2-9

CMOS Analog Circuit Design

POSITIVE AND NEGATIVE TRANSRESISTANCE EQUIVALENT CIRCUITS


Transresistance circuits are two-port networks where the voltage across one port controls the current flowing between the ports. Typically, one of the ports is at zero potential (virtual ground). Circuits:



Positive Transresistance Realization.

Analysis (Negative transresistance realization):

$$R_T = \frac{v_1(t)}{i_2(t)} = \frac{v_1}{i_2(average)}$$



Negative Transresistance Realization.

If we assume $v_1(t)$ is approximately constant over one period of the clock, then we can write

$$i_2(average) = \frac{1}{T} \int_{T/2}^{T} i_2(t)dt = \frac{q_2(T) - q_2(T/2)}{T} = \frac{Cv_C(T) - Cv_C(T/2)}{T} = \frac{-Cv_1}{T}$$

Substituting this expression into the one above shows that

$$R_T = -T/C$$

Similarly, it can be shown that the positive transresistance is T/C.

Comments:

• These results are only valid when $f_c >> f$.

• These circuits are insensitive to the parasitic capacitances shown as dotted capacitors.

CMOS Analog Circuit Design

Page 9.2-10

vout

NONINVERTING STRAY INSENSITIVE SWITCHED CAPACITOR AMPLIFIER

 $\xrightarrow{\phi_2 \ \phi_1 \ \phi_2 \ \phi_1 \ \phi_2 \ \phi_1 \ \phi_2}_{n-\frac{3}{2} \ n-1 \ n-\frac{1}{2} \ n \ n+\frac{1}{2} \ n+1} \phi_1 \phi_2$

Clock phasing for this example

Analysis:

 $\phi_1: (n-1)T < t < (n-0.5)T$

The voltages across each capacitor can be written as

$$v_{C1}^{o}(n-1)T = v_{in}^{o}(n-1)T$$

and

$$v_{C2}^{o}(n-1)T = v_{out}^{o}(n-1)T = 0$$

 $\frac{\phi_2: (n - 0.5)T < t < nT}{\text{The voltage across } C_2 \text{ is}}$

$$v_{out}^{e}(n-1/2)T = \left(\frac{C_1}{C_2}\right) v_{in}^{o}(n-1)T$$
Noninverting Switched Capacitor Voltage Amplifier.
$$V_{out}^{e}(z) = \left(\frac{C_1}{C_2}\right) z^{-1/2} V_{in}^{o}(z) \rightarrow H^{*oe}(z) = \left(\frac{C_1}{C_2}\right) z^{-1/2}$$

If the applied input signal, $v_{in}^{o}(n-1)T$, was unchanged during the previous ϕ_2 phase period above becomes

$$V_{out}^{e}(z) = \left(\frac{C_1}{C_2}\right) z^{-1} V_{in}^{e}(z) \quad \rightarrow \quad H^{\circ ee}(z) = \left(\frac{C_1}{C_2}\right) z^{-1}$$

Comments:

• Excess phase of $H^{oe}(e^{j\omega T})$ is $-\omega T/2$ and for $H^{ee}(e^{j\omega T})$ is $-\omega T$

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

- © P.E. Allen, 2001

Page 9.2-11

CMOS Analog Circuit Design

INVERTING STRAY INSENSITIVE SWITCHED CAPACITOR AMPLIFIER

Analysis:

$\phi_1: (n-1)T < t < (n-0.5)T$

The voltages across each capacitor can be written as

 $v_{C1}^{o}(n-1)T = 0$


and

$$v_{C2}^{o}(n-1)T = v_{out}^{o}(n-1)T = 0$$

 $\underline{\phi}_{\underline{2}}: (n - 0.5)T < t < nT$

The voltage across C_2 is

$$v_{out}^{e}(n-1/2)T = -\left(\frac{C_1}{C_2}\right)v_{in}^{e}(n-1/2)T$$
$$V_{out}^{e}(z) = -\left(\frac{C_1}{C_2}\right)V_{in}^{o}(z) \rightarrow H^{\circ oe}(z)$$



Inverting Switched Capacitor Voltage Amplifier.


• The inverting switched capacitor amplifier has no excess phase delay.

 $\frac{C_1}{C_2}$


• There is no transfer of charge during ϕ_1 .


CMOS Analog Circuit Design


Page 9.2-12



- © P.E. Allen, 2001 -







CMOS Analog Circuit Design

NONINVERTING SWITCHED CAPACITOR INTEGRATOR - Continued

$\underline{\phi}_1 : nT < t < (n + 0.5)T$

If we advance one more phase period, i.e. t = (n)T to t = (n-1/2)T, we see that the voltage at the output is unchanged. Thus, we may write

$$v_{out}^{o}(n)T = v_{out}^{e}(n-1/2)T.$$

Substituting this relationship into the previous gives the desired time relationship expressed as

$$v_{out}^{o}(n)T = \left(\frac{C_1}{C_2}\right)v_{in}^{o}(n-1)T + v_{out}^{o}(n-1)T$$

Transferring this equation to the z-domain gives,

$$V_{out}^{o}(z) = \left(\frac{C_1}{C_2}\right) z^{-1} V_{in}^{o}(z) + z^{-1} V_{out}^{o}(z) \rightarrow H^{oo}(z) = \frac{V_{out}^{o}(z)}{V_{in}^{o}(z)} = \left(\frac{C_1}{C_2}\right) \frac{z^{-1}}{1 - z^{-1}} = \left(\frac{C_1}{C_2}\right) \frac{1}{z - 1}$$

Replacing z by $e^{j\omega T}$ gives,

$$H^{oo}(e^{j\omega T}) = \frac{V_{out}^{o}(e^{j\omega T})}{V_{in}^{o}(e^{j\omega T})} = \left(\frac{C_{1}}{C_{2}}\right) \frac{1}{e^{j\omega T} - 1} = \left(\frac{C_{1}}{C_{2}}\right) \frac{e^{-j\omega T/2}}{e^{j\omega T/2} - e^{-j\omega T/2}}$$

Replacing $e^{j\omega T^2} - e^{-j\omega T^2}$ by its equivalent trigonometric identity, the above becomes

$$H^{oo}(e^{j\omega T}) = \frac{V_{out}^{o}(e^{j\omega T})}{V_{in}^{o}(e^{j\omega T})} = \left(\frac{C_1}{C_2}\right) \frac{e^{j\omega T/2}}{j2 \sin(\omega T/2)} \left(\frac{\omega T}{\omega T}\right) = \left(\frac{C_1}{j\omega T C_2}\right) \left(\frac{\omega T/2}{\sin(\omega T/2)}\right) (e^{-j\omega T/2})$$

 $H^{oo}(e^{j\omega T}) = (\text{Ideal}) \times (\text{Magnitude error}) \times (\text{Phase error}) \text{ where } \omega_l = \frac{C_1}{TC_2} \Rightarrow \text{ Ideal} = \frac{\omega_l}{j\omega}$

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

- © P.E. Allen, 2001


Page 9.3-6


CMOS Analog Circuit Design

EXAMPLE 9.3-2 - Comparison of a Continuous Time and Switched Capacitor Integrator


Assume that ω_l is equal to $0.1\omega_c$ and plot the magnitude and phase response of the noninverting continuous time and switched capacitor integrator from 0 to ω_l .


Solution





Page 9.3-5





FINITE OP AMP GAIN - Continued

Substitute the z-domain variable, z, with e^{jwT} to get

$$H^{oo}(e^{j\omega T}) = \frac{H_{f}(e^{j\omega T})}{1 - \frac{1}{A_{vd}(0)} \left[1 + \frac{C_{1}}{2C_{2}}\right] - j \frac{C_{1}/C_{2}}{2A_{vd}(0) \tan\left(\frac{\omega T}{2}\right)}$$

where now $H_i(e^{j\omega T})$ is the integrator transfer function for $A_{ud}(0) = \infty$.

The error of an integrator can be expressed as

$$H(j\omega) = \frac{H_{l}(j\omega)}{[1-m(\omega)] e^{-j\theta(\omega)}}$$

where

 $m(\omega)$ = the magnitude error due to $A_{vd}(0)$

 $\theta(\omega)$ = the phase error due to $A_{vd}(0)$

TT (· ...)

If $\theta(\omega)$ is much less than unity, then this expression can be approximated by

$$H(j\omega) \approx \frac{H_{\Lambda}(j\omega)}{1 - m(\omega) - j\theta(\omega)}$$
(2)

Comparing Eq. (1) with Eq. (2) gives the magnitude and phase error due to a finite value of $A_{vvl}(0)$ as

$$m(j\omega) = -\frac{1}{A_{vd}(0)} \left[1 + \frac{C_1}{2C_2} \right] \qquad \text{and} \qquad \theta(j\omega) = \frac{C_1/C_2}{2A_{vd}(0) \tan\left(\frac{\omega T}{2}\right)}$$

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

© P.E. Allen, 2001

- Page 9.3-12 -

Page 9.3-11

(1)

EXAMPLE 9.3-3 - Evaluation of the Integrator Errors due to a finite value of $A_{vd}(0)$

Assume that the clock frequency and integrator frequency of a switch capacitor integrator is 100kHz and 10kHz, respectively. If the value of $A_{vd}(0)$ is 100, find the value of $m(j\omega)$ and $\theta(j\omega)$ at 10kHz.

Solution

The ratio of C_1 to C_2 is found as

$$\frac{C_1}{C_2} = \omega_t T = \frac{2\pi \cdot 10,000}{100,000} = 0.6283$$

Substituting this value along with that for $A_{vd}(0)$ into $m(j\omega)$ and $\theta(j\omega)$ gives


$$m(j\omega) = -\left[1 + \frac{0.6283}{2}\right] = -0.0131$$


and


$$\theta(j\omega) = \frac{0.6283}{2 \cdot 100 \cdot \tan(18^\circ)} = 0.554^\circ$$


The "ideal" switched capacitor transfer function, $H_i(j\omega)$, will be multiplied by a value of approximately 1/1.0131 = 0.987 and will have an additional phase lag of approximately 0.554° .

In general, the phase shift error is more serious than the magnitude error.










Thus, we have shown that the four-port z-domain model is equivalent to the time domain circuit for the above consideration.



 C_{2}

 $V_o^e(z) = V_o^o(z)$

- © P.E. Allen, 2001

Page 9.4-10

(a.) $C_2(1-z^{-1})$

(b.) Figure 9.4-9 - (a.) Modified equivalent circuit of inverting SC integrator. (b.) Two-port, z-domain

 C_1

model for Fig. 9.4-9a

EXAMPLE 9.4-3 - z-domain Analysis of the Inverting Switched Capacitor Integrator

Find the z-domain transfer function $V_{a}^{e}(z)/V_{i}^{e}(z)$

and $V_{0}^{o}(z)/V_{i}^{e}(z)$ of Fig. 9.3-4a using the above methods. Solution

Fig. 9.4-9a shows the modified equivalent circuit of Fig. 9.3-4b. The two-port, z-domain model for Fig. 9.4-9a is shown in Fig. 9.4-9b. Summing the currents flowing to the inverting node of the op amp gives

$$C_1 V_i^e(z) + C_2(1-z^{-1}) V_o^e(z) = 0$$

which can be rearranged to give


$$H^{ee}(z) = \frac{V_o^e(z)}{V_o^e(z)} = \frac{-C_1}{C_2(1-z^{-1})} .$$

which is equal to inverting, switched capacitor integrator z-domain transfer function.

 $H^{eo}(z)$ is found by using the relationship that $V_a^o(z) = z^{-1/2} V_a^e(z)$ to get

$$H^{eo}(z) = \frac{V_o^{b}(z)}{V_i^{e}(z)} = \frac{C_1 z^{-1/2}}{C_2 (1 - z^{-1})}.$$

Chapter 9 - Switched Capacitor Circuits (6/4/01)-



EXAMPLE 9.4-4 - z-domain Analysis a Time-Variant Switched Capacitor Circuit

Find $V_{a}^{o}(z)$ and $V_{a}^{e}(z)$ as function of $V_{1}^{o}(z)$ and

 $V_2^{o}(z)$ for the summing, switched capacitor integrator of Fig. 9.4-10a.

Solution

This circuit is time-variant because C_3 is charged from a different circuit for each phase. Therefore, we must use a four-port model. The resulting z-domain model for Fig. 9.4-10a is shown in Fig. 9.4-10b.




Fig. 9.4-10a - Summing Integrator.

EXAMPLE 9.4-4 - Continued

Summing the currents flowing away from the $V_i^o(z)$ node gives

$$C_2 V_2^o(z) + C_3 V_o^o(z) - C_3 z^{-1/2} V_o^e(z) = 0$$
(1)

Summing the currents flowing away from the $V_i^e(z)$ nodes gives

$$C_1 z^{-1/2} V_1^o(z) - C_3 z^{-1/2} V_o^o(z) + C_3 V_o^e(z) = 0$$
 (2)

Multiplying (2) by $z^{-1/2}$ and adding it to (1) gives

$$C_2 V_2^o(z) + C_3 V_o^o(z) - C_1 z^{-1} V_1^o(z) - C_3 z^{-1} V_o^o(z) = 0$$
(3)

Solving for $V_o^o(z)$ gives,

$$V_o^o(z) = \frac{C_1 z^{-1} V_1^o(z)}{C_3(1-z^{-1})} - \frac{C_2 V_2^o(z)}{C_3(1-z^{-1})}$$

Multiplying Eq. (1) by $z^{-1/2}$ and adding it to Eq. (2) gives

$$C_2 z^{-1/2} V_2^o(z) - C_1 z^{-1} V_1^o(z) - C_3 z^{-1} V_o^e(z) + C_3 V_o^e(z) = 0$$

Solving for $V_o^e(z)$ gives,

$$V_o^e(z) = \frac{C_1 z^{-1/2} V_1^o(z)}{C_3(1 - z^{-1})} - \frac{C_2 z^{-1/2} V_2^o(z)}{C_3(1 - z^{-1})} \ .$$

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

CMOS Analog Circuit Design -

FREQUENCY DOMAIN SIMULATION OF SWITCHED CAPACITOR CIRCUITS USING SPICE

Storistors[†]

A storistor is a two-terminal element that has a current flow that occurs at some time after the voltage is applied across the storistor.


z-domain:


$$I(z) = \pm C z^{-1/2} \left[V_1(z) - V_2(z) \right]$$

Time-domain:

$$i(t) = \pm C \left[v_1 \left(t - \frac{T}{2} \right) - v_2 \left(t - \frac{T}{2} \right) \right]$$

SPICE Primitives:





Page 9.4-11

 $V_o^o(z)$

 $-C_{3z}-1/2$

 $-C_{3Z}-1/2$

Fig. 9.4-10b - Four-port, z-domain

- © P.E. Allen, 2001

Page 9.4-12

model for Fig. 9.4-10a.

 C_{1Z} -1/2

[†] B.D. Nelin, "Analysis of Switched-Capacitor Networks Using General-Purpose Circuit Simulation Programs," *IEEE Trans. on Circuits and Systems*, pp. 43-48, vol. CAS-30, No. 1, Jan. 1983.

CMOS Analog Circuit Design -

EXAMPLE 9.4-5 - SPICE Simulation of Example 9.4-2

Use SPICE to obtain a frequency domain simulation of the noninverting, switched capacitor integrator. Assume that the clock frequency is 100kHz and design the ratio of C_1 and C_2 to give an integration frequency of 10kHz.

<u>Solution</u>

The design of C_1/C_2 is accomplished from the ideal integrator transfer function.

$$\frac{C_1}{C_2} = \omega_I T = \frac{2\pi f_I}{f_c} = 0.6283$$

Assume $C_2 = 1F \rightarrow C_1 = 0.6283F$.

Next we replace the switched capacitor C_1 and the unswitched capacitor of integrator by the z-domain model of the second row of Fig. 9.4-3 and the first row of Fig. 9.4-4 to obtain Fig. 9.4-12. Note that in addition we used Fig. 9.4-5 for the op amp and assumed that the op amp had a differential voltage gain of 10⁶. Also, the unswitched *C*'s are conductances.





Figure 9.4-12 - z-domain model for noninverting switched capacitor integrator.

As the op amp gain becomes large, the important components are indicated by the darker shading.

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

- © P.E. Allen, 2001 ·



SWITCAP - Major Features, Continued

3.) Time-Domain Analyses of Linear SCN's and Mixed SC/D Networks -

- a.) Linear SCN's only: The transient response to any prescribed input waveform for $t \ge 0$ after computing the steady-state values for a set of dc inputs for t < 0.
- b.) Both types of networks: Transient response without computing the steady-state values as initial conditions. A set of the initial condition of analog and digital nodes at $t = 0^{-}$ may be specified by the user.

4.) Various Waveforms for Time Domain Analyses - Pulse, pulse train, cosine, exponential, exponential cosine, piecewise linear, and dc sources.

5.) Frequency Domain Analyses of Linear SCN's - A single-frequency sinusoidal input can produce a steady-state output containing many frequency components. SWITCAP can determine all of these output frequency components for both continuous and piecewise-constant input waveforms. z-domain quantities can also be computed. Frequency-domain group delay and sensitivity analyses are also provided.

6.) Built-In Sampling Functions - Both the input and output waveforms may be sampled and held at arbitrary instants to produce the desired waveforms for time- and frequency-domain analyses of linear SCN's except for sensitivity analysis. The output waveforms may also be sampled with a train of impulse functions for z-domain analyses.

7.) Subcircuits - Subcircuits, including analog and/or digital elements, may be defined with symbolic values for capacitances, VCVS gains, clocks, and other parameters. Hierarchical use of subcircuits is allowed.

8.) Finite Resistances, Op Amp Poles, and Switch Parasitics - Finite resistance is modeled with SCN's operating at clock frequencies higher than the normal clock. These "resistors" permit the modeling of op amp poles. Capacitors are added to the switch model to represent clock feedthrough.

Chapter 9 - Switched Capacitor Circuits (6/4/01)


- © P.E. Allen, 2001


Page 9.4-18

CMOS Analog Circuit Design -

SWITCAP - MIXED SC/D NETWORKS

Structure of mixed SC/D networks as defined in SWITCAP2.





INFO ON SWITCAP3

Dear Prof. Allen:

Let me explain the latest regarding the development of SWITCAP3.

The current version of SWITCAP is SWITCAP2 version 1.2. It has time-domain and frequencydomain (sinusoidal stead-state, spectrum, frequency-component analyses) analyses, sensitivity analysis, group delay analysis for SCF's. It has also time-domain analysis of mixed switched-capacitor and digital networks so that you can simulate data converters including sigma-delta converters. We only have Sun and HP versions. We don't have a PC version for SWITCAP2.

We are distributing a graphic interface package for SWITCAP2 called XCAP. It has input schematic caption and postprocessing graphics. The package was developed by an outside company.

We have finished 95 percent of SWITCAP3 coding. It will include all the analyses in SWITCAP2 plus noise analysis of SCF's and time- and frequency-domain analyses of switched-current circuits that are modelled using actual MOSFET models (currently, we have BSIM3 and Level 3) and usual SCN ideal components. Although we are already running some examples, it will take a few more months to make a beta-site version available.

I hope the above information is sufficient for your purpose. If you or your students have further questions, please don't hesitate to contact me.

Regards,

Ken Suyama

Microelectronic Circuits & Systems Laboratory Department of Electrical Engineering, Columbia University 1312 S. W. Mudd Building, 500 West 120th Street, New York, NY 10027, USA TEL:212-854-6895 FAX:212-663-7203 EMAIL:suyama@elab.columbia.edu

Chapter 9 - Switched Capacitor Circuits (6/4/01)

- © P.E. Allen, 2001 -

Page 9.5-1

CMOS Analog Circuit Design -

9.5 - FIRST-ORDER, SWITCHED CAPACITOR CIRCUITS GENERAL, FIRST-ORDER TRANSFER FUNCTIONS

A general first-order transfer function in the s-domain:


$$H(s) = \frac{sa_1 \pm a_0}{s + b_0}$$


 $a_1 = 0 \implies$ Low pass, $a_0 = 0 \implies$ High Pass, $a_0 \neq 0$ and $a_1 \neq 0 \implies$ All pass

Note that the zero can be in the *RHP* or *LHP*.


A general first-order transfer function in the z-domain:

$$H(z) = \frac{zA_1 \pm A_0}{z - B_0} = \frac{A_1 \pm A_0 z^{-1}}{1 - B_0 z^{-1}}$$







- © P.E. Allen, 2001 -




- © P.E. Allen, 2001 -





- © P.E. Allen, 2001







Replace the continuous time integrators with switched capacitor integrators to get:




Figure 9.6-3 - (a.) Switched capacitor realization of Fig. 9.6-2a. (b.) Switched capacitor realization of Fig. 9.6-2b.

From these circuits we can write that:

 $V_1^{e}(z) = -\frac{\alpha_1}{1 - z^{-1}} V_{in}^{e}(z) - \frac{\alpha_2}{1 - z^{-1}} V_{out}^{e}(z)$

and

$$V_{out}^{e}(z) = -\alpha_3 V_{in}^{e}(z) - \frac{\alpha_4}{1 - z^1} V_{in}^{e}(z) + \frac{\alpha_5 z^{-1}}{1 - z^1} V_1^{e}(z) - \frac{\alpha_6}{1 - z^1} V_{out}^{e}(z) .$$

Note that we multiplied the $V_1^o(z)$ input of Fig. 9.6-3b by $z^{-1/2}$ to convert it to $V_1^e(z)$.

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

- © P.E. Allen, 2001

CMOS Analog Circuit Design

Page 9.6-5

LOW-Q, SWITCHED CAPACITOR BIQUAD - Continued

Connecting the two circuits of Fig. 9.6-3 together gives the desired, low-Q, biquad realization.




Figure 9.6-4 - Low Q, switched capacitor, biquad realization.

If we assume that $\omega T \ll 1$, then $1-z^{-1} \approx sT$ and $V_{1}^{e}(z)$ and $V_{out}^{e}(z)$ can be approximated as

 $V_1^e(s) \approx -\frac{\alpha_1}{sT} V_{in}^e(s) - \frac{\alpha_2}{sT} V_{out}^e(s) = \frac{-1}{s} \left[\frac{\alpha_1}{T} V_{in}^e(s) + \frac{\alpha_2}{T} V_{out}^e(s) \right]$

and

$$V_{out}^{e}(s) \approx \frac{-1}{s} \left[(\frac{\alpha_4}{T} + s\alpha_3) V_{in}^{e}(s) + \frac{\alpha_5}{T} V_1^{e}(s) + \frac{\alpha_6}{sT} V_{out}^{e}(s) \right].$$

These equations can be combined to give the transfer function, $H^{ee}(s)$ as follows.

$$H^{ee}(s) \approx \frac{\left[\alpha_3 s^2 + \frac{s\alpha_4}{T} + \frac{\alpha_1 \alpha_5}{T^2}\right]}{s^2 + \frac{s\alpha_6}{T} + \frac{\alpha_2 \alpha_5}{T^2}}$$

CMOS Analog Circuit Design

Page 9.6-6

LOW-Q, SWITCHED CAPACITOR BIQUAD - Continued

Equating $H^{ee}(s)$ to $H_{a}(s)$ gives

$$\frac{\left[\alpha_{3}s^{2} + \frac{s\alpha_{4}}{T} + \frac{\alpha_{1}\alpha_{5}}{T^{2}}\right]}{s^{2} + \frac{s\alpha_{6}}{T} + \frac{\alpha_{2}\alpha_{5}}{T^{2}}} = \frac{-(K_{2}s^{2} + K_{1}s + K_{0})}{s^{2} + \frac{\omega_{o}}{Q}s + \omega_{o}^{2}}$$

which gives,

$$\alpha_1 = \frac{K_0 T}{\omega_o}, \ \alpha_2 = |\alpha_5| = \omega_o T, \ \alpha_3 = K_2, \ \alpha_4 = K_1 T, \ \text{and} \ \alpha_6 = \frac{\omega_o T}{Q} \ .$$

Largest capacitor ratio:

If Q > 1 and $\omega_0 T \ll 1$, the largest capacitor ratio is α_6 .

For this reason, the low-Q, switched capacitor biquad is restricted to Q < 5.

Sum of capacitance:

To find this value, normalize all of the capacitors connected or switched into the inverting terminal of each op amp by the smallest capacitor, $\alpha_{min}C$. The sum of the normalized capacitors associated with each op amp will be the sum of the capacitance connected to that op amp. Thus,

$$\Sigma C = \frac{1}{\alpha_{\min}} \sum_{i=1}^{n} \alpha_i$$

where there are n capacitors connected to the op amp inverting terminal, including the integrating capacitor.

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

- © P.E. Allen, 2001

CMOS Analog Circuit Design

Page 9.6-7 -

EXAMPLE 9.6-1- Design of a Switched Capacitor, Low-Q, Biquad

Assume that the specifications of a biquad $\operatorname{are} f_o = 1 \operatorname{kHz}$, Q = 2, $K_0 = K_2 = 0$, and $K_1 = 2\pi f_o/Q$ (a bandpass filter). The clock frequency is 100kHz. Design the capacitor ratios of Fig. 9.6-4 and determine the maximum capacitor ratio and the total capacitance assuming that C_1 and C_2 have unit values.

Solution

From the previous slide we have

$$\alpha_1 = \frac{K_0 T}{\omega_o}$$
, $\alpha_2 = |\alpha_5| = \omega_o T$, $\alpha_3 = K_2$, $\alpha_4 = K_1 T$, and $\alpha_6 = \frac{\omega_o T}{Q}$.

Setting $K_0 = K_2 = 0$, and $K_1 = 2\pi f_0/Q$ and letting $f_0 = 1$ kHz, Q = 2 gives

$$\alpha_1 = \alpha_3 = 0, \ \alpha_2 = \alpha_5 = 0.0628$$
, and $\alpha_4 = \alpha_6 = 0.0314$.

The largest capacitor ratio is α_4 or α_6 and is 1/31.83.

 Σ capacitors connected to the input op amp = 1/0.0628 + 1 = 16.916.

 Σ capacitors connected to the second op amp = 0.0628/0.0314 + 1/0.0314 + 2 = 35.85.

Therefore, the total biquad capacitance is 52.76 units of capacitance.

(Note that this number will decrease as the clock frequency becomes closer to the signal frequencies.)

Z-DOMAIN CHARACTERIZATION OF THE LOW-Q, BIQUAD

Combining the following two equations,

$$V_1^e(z) = -\frac{\alpha_1}{1 - z^{-1}} V_{in}^e(z) - \frac{\alpha_2}{1 - z^{-1}} V_{out}^e(z)$$

and

$$V_{out}^{e}(z) = -\alpha_3 V_{in}^{e}(z) - \frac{\alpha_4}{1 - z^{-1}} V_{in}^{e}(z) + \frac{\alpha_5 z^{-1}}{1 - z^{-1}} V_1^{e}(z) - \frac{\alpha_6}{1 - z^{-1}} V_{out}^{e}(z) \,.$$

gives,

$$\frac{V_{out}^{e}(z)}{V_{in}^{e}(z)} = H^{ee}(z) = -\frac{(\alpha_{3} + \alpha_{4})z^{2} + (\alpha_{1}\alpha_{5} - \alpha_{4} - 2\alpha_{3})z + \alpha_{3}}{(1 + \alpha_{6})z^{2} + (\alpha_{2}\alpha_{5} - \alpha_{6} - 2)z + 1}$$

A general z-domain specification for a biquad can be written as

$$H(z) = -\frac{a_2 z^2 + a_1 z + a_0}{b_2 z^2 + b_1 z + 1}$$

Equating coefficients gives

$$\alpha_3 = a_0, \ \alpha_4 = a_2 - a_0, \ \alpha_1 \alpha_5 = a_2 + a_1 + a_0, \ \alpha_6 = b_2 - 1, \ \text{and} \ \alpha_2 \alpha_5 = b_2 + b_1 + 1$$

Because there are 5 equations and 6 unknowns, an additional relationship can be introduced. One approach would be to select $\alpha_5 = 1$ and solve for the remaining capacitor ratios. Alternately, one could let $\alpha_2 = \alpha_5$ which makes the integrator frequency of both integrators in the feedback loop equal.

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

- © P.E. Allen, 2001

Page 9.6-9

Page 9.6-8


CMOS Analog Circuit Design -

VOLTAGE SCALING

It is desirable to keep the amplitudes of the output voltages of the two op amps approximately equal over the frequency range of interest. This can be done by voltage scaling.

If the voltage at the output node of an op amp in a switched capacitor circuit is to be scaled by a factor of k, then all switched and unswitched capacitors connected to that output node must be scaled by a factor of 1/k.

For example,



The charge associated with v_1 is:


 $Q(v_1) = C_1 v_1 + \alpha_2 C_2 v_1$


Suppose we wish to scale the value of v_1 by k_1 so that $v_1' = k_1 v_1$. Therefore,

$$Q(v_1') = C_1 v_1' + \alpha_2 C_2 v_1' = C_1 k_1 v_1 + \alpha_2 C_2 k_1 v_2$$

But, $Q(v_1) = Q(v_1')$ so that $C_1' = C_1/k_1$ and $C_2' = C_2/k_1$.

This scaling is based on keeping the total charge associated with a node constant. The choice above of $\alpha_2 = \alpha_5$ results in a near-optimally scaled dynamic range realization.





$$\frac{\left\lfloor\frac{\alpha_{6}s^{2}+\overline{T}+\overline{T}^{2}\right\rfloor}{s^{2}+\frac{s\alpha_{4}\alpha_{5}}{T}+\frac{\alpha_{2}\alpha_{5}}{T^{2}}}=\frac{-(K_{2}s_{2}+K_{1}s+K_{0})}{s^{2}+\frac{\omega_{o}}{Q}s+\omega_{o}^{2}}$$

which gives,


$$\alpha_1 = \frac{K_0 T}{\omega_o}$$
, $\alpha_2 = |\alpha_5| = \omega_o T$, $\alpha_3 = \frac{K_1}{\omega_o}$, $\alpha_4 = \frac{1}{Q}$, and $\alpha_6 = K_2$.

Largest capacitor ratio:

If Q > 1 and $\omega_0 T \ll 1$, the largest capacitor ratio is $\alpha_2(\alpha_5)$ or α_4 depending on the values of Q and $\omega_0 T$.


CMOS Analog Circuit Design


Page 9.6-14




$$\alpha_6 = \frac{a_2}{b_2}, \ \alpha_3 \alpha_5 = \frac{a_2 - a_0}{b_2}, \ \alpha_1 \alpha_5 = \frac{a_2 + a_1 + a_0}{b_2}, \ \alpha_4 \alpha_5 = 1 - \frac{1}{b_2} \text{ and } \alpha_2 \alpha_5 = 1 + \frac{b_1 + 1}{2}$$


Because there are 5 equations and 6 unknowns, an additional relationship can be introduced. One approach would be to select $\alpha_5 = 1$ and solve for the remaining capacitor ratios. Alternately, one could let $\alpha_2 = \alpha_5$ which makes the integrator frequency of both integrators in the feedback loop equal.





Since each of the alphabetic symbols is a capacitor, the largest capacitor ratio will be D or A divided by I or J which gives 333. The large capacitor ratio is being caused by the term BD = 1. If we switch to the *Type IF*, the term BD = 0.9604 will cause large capacitor ratios. This example is a case where both the E and F capacitors are needed to maintain a smaller capacitor ratio.





CMOS Analog Circuit Design _

EXAMPLE 9.7-1 - Determining the Order of A Butterworth Filter Approximation

Assume that a normalized, low-pass filter is specified as $T_{PB} = -3dB$, $T_{SB} = -20 dB$, and $\Omega_n = 1.5$. Find the smallest integer value of N of the Butterworth filter approximation which will satisfy this specification.

<u>Solution</u>

 $T_{PB} = -3dB$ corresponds to $T_{PB} = 0.707$ which implies that $\varepsilon = 1$. Thus, substituting $\varepsilon = 1$ and $\Omega_n = 1.5$ into the equation at the bottom of the previous slide gives

 $T_{SB}(dB) = -10 \log_{10}(1 + 1.5^{2N})$

Substituting values of N into this equation gives,

 $T_{SB} = -7.83 \ dB \ for \ N = 2 \\ -10.93 \ dB \ for \ N = 3 \\ -14.25 \ dB \ for \ N = 4 \\ -17.68 \ dB \ for \ N = 5 \\ -21.16 \ dB \ for \ N = 6.$

Thus, *N* must be 6 or greater to meet the filter specification.

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

- © P.E. Allen, 2001

CMOS Analog Circuit Design -

Page 9.7-6 -


Page 9.7-5

POLES AND QUADRATIC FACTORS OF BUTTERWORTH FUNCTIONS


Table 9.7-1 - Pole locations and quadratic factors $(s_n^2 + a_1 s_n + 1)$ of normalized, low pass Butterworth functions for $\varepsilon = 1$. Odd orders have a product (s_n+1) .

N	Poles	a_1 coefficient
2	$-0.70711 \pm j0.70711$	1.41421
3	$-0.50000 \pm j0.86603$	1.00000
4	-0.38268 ± j0.92388	0.76536
	-0.92388 ± j0.38268	1.84776
5	$-0.30902 \pm j0.95106$	0.61804
	$-0.80902 \pm j0.58779$	1.61804
6	$-0.25882 \pm j0.96593$ $-0.96593 \pm j0.25882$	0.51764 1.93186
	$-0.70711 \pm j0.70711$	1.41421
7	$-0.22252 \pm j0.97493$ $-0.90097 \pm j0.43388$	0.44505 1.80194
	$-0.62349 \pm j0.78183$	1.24698
8	$-0.19509 \pm j0.98079$ $-0.83147 \pm j0.55557$	0.39018 1.66294
	$-0.55557 \pm j0.83147$ $-0.98079 \pm j0.19509$	1.11114 1.96158
9	$-0.17365 \pm j0.98481$ $-0.76604 \pm j0.64279$	0.34730 1.53208
	$-0.50000 \pm j0.86603$ $-0.93969 \pm j0.34202$	1.00000 1.87938
10	$-0.15643 \pm j0.98769 -0.89101 \pm j0.45399$	0.31286 1.78202
	$-0.45399 \pm j0.89101$ $-0.98769 \pm j0.15643$	0.90798 1.97538
	-0.70711 ± j0.70711	1.41421

- © P.E. Allen, 2001 -



Page 9.7-7




Find the roots for a Butterworth approximation with $\varepsilon = 1$ for N = 5. **Solution**

For N = 5, the following first- and second-order products are obtained from Table 9.7-1

$$T_{LPn}(s_n) = T_1(s_n)T_2(s_n)T_3(s_n) = \left(\frac{1}{s_n+1}\right)\left(\frac{1}{s_n^2+0.6180s_n+1}\right)\left(\frac{1}{s_n^2+1.6180s_n+1}\right)$$

Illustration of the individual magnitude contributions of each product of $T_{LPn}(s_n)$.



EXAMPLE 9.7-3 - Determining the Order of A Chebyshev Filter Approximation

Repeat Ex. 9.7-1 for the Chebyshev filter approximation.

<u>Solution</u>

In Ex. 9.7-2, $\varepsilon = 1$ which means the ripple width is 3 *dB* or $T_{PB} = 0.707$. Now we substitute $\varepsilon = 1$ into

$$20 \log_{10}(T_{SB}) = T_{SB}(dB) = -10 \log_{10}\{1 + \varepsilon^2 \cosh^2[N \cosh^{-1}(\Omega_n)]\}$$

and find the value of N which satisfies $T_{SB} = -20dB$.

For N = 2, $\rightarrow T_{SB} = -11.22 \ dB$. For N = 3, $\rightarrow T_{SB} = -19.14 \ dB$. For N = 4, $\rightarrow T_{SB} = -27.43 \ dB$.

Thus N = 4 must be used although N = 3 almost satisfies the specifications. This result compares with N = 6 for the Butterworth approximation.

Chapter 9 - Switched Capacitor Circuits (6/4/01)

© P.E. Allen, 2001


CMOS Analog Circuit Design -

Page 9.7-10

POLES AND QUADRATIC FACTORS OF CHEBYSHEV FUNCTIONS

Table 9.7-2 - Pole locations and quadratic factors $(a_0 + a_1s_n + s_n^2)$ of normalized, low pass Chebyshev functions for $\varepsilon = 0.5088$ (1*dB*).

N	Normalized Pole	a_0	<i>a</i> ₁
	Locations		
2	-0.54887 ± j0.89513	1.10251	1.09773
3	-0.24709 ± j0.96600	0.99420	0.49417
	-0.49417		
4	-0.13954 ± j0.98338	0.98650	0.27907
	-0.33687 ± j0.40733	0.27940	0.67374
5	-0.08946 ± j0.99011	0.98831	0.17892
	$-0.23421 \pm j0.61192$	0.42930	0.46841
	-0.28949		
6	$-0.06218 \pm j0.99341$	0.99073	0.12436
	-0.16988 ± j0.72723	0.55772	0.33976
	$-0.23206 \pm j0.26618$	0.12471	0.46413
7	-0.04571 ± j0.99528	0.99268	0.09142
	$-0.12807 \pm j0.79816$	0.65346	0.25615
	-0.18507 ± j0.44294	0.23045	0.37014
	-0.20541		





EXAMPLE 9.7-4 - Finding the Chebyshev Roots for a given N

Find the roots for the Chebyshev approximation with $\varepsilon = 1$ for N = 5. **Solution**

For N = 5, we get the following quadratic factors which give the transfer function as

$$T_{LPn}(s_n) = T_1(s_n)T_2(s_n)T_3(s_n) = \left(\frac{0.2895}{s_n + 0.2895}\right) \left(\frac{0.9883}{s_n^2 + 0.1789s_n + 0.9883}\right) \left(\frac{0.4293}{s_n^2 + 0.4684s_n + 0.4293}\right).$$

Chapter 9 - Switched Capacitor Circuits (6/4/01) _____ - © P.E. Allen, 2001 -

- Page 9.7-12 -

CMOS Analog Circuit Design -

OTHER APPROXIMATIONS


Thomson Filters - Maximally flat magnitude and linear phase¹

Elliptic Filters - Ripple both in the passband and stopband, the smallest transition region of all filters.²

An excellent collection of filter approximations and data is found in A.I. Zverev, Handbook of Filter Synthesis, John Wiley & Sons, Inc., New York, 1967.

W.E. Thomson, "Delay Networks Having Maximally Flat Frequency Characteristics," Proc. IEEE, part 3, vol. 96, Nov. 1949, pp. 487-490. 2

W. Cauer, Synthesis of Linear Communication Networks, McGraw-Hill Book Co., New York, NY, 1958.



EXAMPLE 9.7-5 - Fifth-order, Low Pass, Switched Capacitor Filter using the Cascade Approach

Design a cascade, switched capacitor realization for a Chebyshev filter approximation to the filter specifications of $T_{PB} = -1dB$, $T_{SB} = -25dB$, $f_{PB} = 1$ kHz and $f_{SB} = 1.5$ kHz. Give a schematic and component value for the realization. Also simulate the realization and compare to an ideal realization. Use a clock frequency of 20kHz.

<u>Solution</u>

First we see that $\Omega_n = 1.5$. Next, recall that when $T_{PB} = -1dB$ that this corresponds to $\varepsilon = 0.5088$. We find that N = 5 satisfies the specifications ($T_{SB} = -29.9dB$). Using the results of Ex. 9.7-4, we may write $T_{LPn}(s_n)$ as

$$T_{LPn}(s_n) = \left(\frac{0.2895}{s_n + 0.2895}\right) \left(\frac{0.9883}{s_n^2 + 0.1789s_n + 0.9883}\right) \left(\frac{0.4293}{s_n^2 + 0.4684s_n + 0.4293}\right).$$
(1)

Next, we design each of the three stages individually.

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

- © P.E. Allen, 2001

Page 9.7-16

CMOS Analog Circuit Design —

EXAMPLE 9.7-5 - Continued

Stage 1 - First-order Stage

Let us select Fig. 9.5-1 to realize the first-order stage. We will assume that f_c is much greater than f_{BP} (i.e. 100) and use Eq. (10) of Sec. 9.5 repeated below to accomplish the design.

$$V_{in}(\underline{e^{j\omega}}) \underbrace{ \begin{array}{c} \alpha_{11}C_{11} \\ \phi_{1} \end{array}}_{\varphi_{2}} \underbrace{ \begin{array}{c} \alpha_{21}C_{11} \\ \phi_{2} \end{array}}_{\varphi_{2}} \underbrace{ \begin{array}{c} \alpha_{2}C_{1} \end{array}}_{\varphi_{$$

Note that we have used the second subscript 1 to denote the first stage. Before we can use this equation we must normalize the sT factor. This normalization is accomplished by

$$sT = \left(\frac{s}{\omega_{PB}}\right) \cdot (\omega_{PB}T) = s_n T_n .$$
(3)

(2)

Therefore, Eq. (2) can be written as

 $T_1(s) \approx \frac{\alpha_{11}/\alpha_{21}}{1 + s(T/\alpha_{21})}$


$$T_1(s_n) \approx \frac{\alpha_{11}/\alpha_{21}}{1 + s_n(T_n/\alpha_{21})} = \frac{\alpha_{11}/T_n}{s_n + \alpha_{21}/T_n}$$
(4)

where $\alpha_{11} = C_{11}/C$ and $\alpha_{21} = C_{21}/C$. Equating Eq. (4) to the first term in $T_{LPn}(s_n)$ gives the design of Fig. 9.5-1 as

$$\alpha_{21} = \alpha_{11} = 0.2895T_n = \frac{0.2895 \cdot \omega_{PB}}{f_c} = \frac{0.2895 \cdot 2000\pi}{20,000} = 0.0909$$

The sum of capacitances for the first stage is

First-stage capacitance = $2 + \frac{1}{0.0909} = 13$ units of capacitance



where we see that T(0) = 1, $\omega_n = 0.6552$ and Q = (0.6552/0.4684) = 1.3988. Therefore, select the low pass version of the low-Q biquad. First, apply the normalization of Eq. (3) to get

CMOS Analog Circuit Design _

EXAMPLE 9.7-5 - Continued

$$T_{3}(s_{n}) \approx \frac{\left[\alpha_{33}s_{n}^{2} + \frac{s_{n}\alpha_{43}}{T_{n}} + \frac{\alpha_{13}\alpha_{53}}{T_{n}^{2}}\right]}{s_{n}^{2} + \frac{s_{n}\alpha_{63}}{T_{n}} + \frac{\alpha_{23}\alpha_{53}}{T_{n}^{2}}}$$
(9)

To get a low pass realization, select $\alpha_{33} = \alpha_{43} = 0$ to get

$$T_{3}(s_{n}) \approx \frac{-\frac{\alpha_{13}\alpha_{53}}{T_{n}^{2}}}{s_{n}^{2} + \frac{s_{n}\alpha_{63}}{T_{n}} + \frac{\alpha_{23}\alpha_{53}}{T_{n}^{2}}} \quad .$$
(10)

Equating Eq. (10) to the last term of $T_{LPn}(s_n)$ gives

$$\alpha_{13}\alpha_{53} = \alpha_{23}\alpha_{53} = 0.4293T_n^2 = \frac{0.4293 \cdot \omega_{PB}^2}{f_c^2} = \frac{0.4293 \cdot 4\pi^2}{400} = 0.04237$$

and

$$\alpha_{63} = 0.4684T_n = \frac{0.4684 \cdot \omega_{PB}}{f_c} = \frac{0.4684 \cdot 2\pi}{20} = 0.1472$$

Choose $a_{13} = a_{23} = \alpha_{53}$ to get optimum voltage scaling. Thus, $\alpha_{13} = \alpha_{23} = \alpha_{53} = 0.2058$ and $\alpha_{63} = 0.1472$. The third-stage capacitance is

Third-stage capacitance = $1 + \frac{3(0.2058)}{0.1472} + \frac{2}{0.1472} = 18.78$ units of capacitance

The total capacitance of this design is 13 + 17.32 + 18.78 = 49.10 units of capacitance.

Chapter 9 - Switched Capacitor Circuits (6/4/01)-


Page 9.7-20


- © P.E. Allen, 2001

Page 9.7-19


CMOS Analog Circuit Design -

EXAMPLE 9.7-5 - Continued





EXAMPLE 9.7-5 - Continued Subckt NC7 1 2 3 4 RNC1 1 0 3.2018 XNC1 10 10 DELAY GNC1 10 10 0.0.3123 XNC2 14 14 0.1 XNC1 10 10 0.0.3123 XNC2 14 14 0.1 GNC2 4 1 14 0.1 XNC2 14 14 0.2 GNC2 4 1 14 0.3 XNC3 40 40 DELAY GNC3 40 40 0.0.3 XNC3 40 40 0.0.3 SUBCKT VC3 SUBCKT USCP1 1 2 3 4 RNC2 40 3.2018 R1 1 3 5.5586 ENDS NC7 R2 SUBCKT PC1 1 2 3 4 GUSC1 RPC1 2 4 1.0011 XUSC2 4 11 4 0.1799 RPC1 2 4 1.4011 XUSC2 2 3 2 0 1.1799 RPC1 2 4 4.8581 SUBCKT PC2 1 2 3 4 GUSC3 RPC1 2 4 4.8581 SUBCKT PC4 1 2 3 4 SUBCKT AMP 1 2 3 4 RPC1 2 4 6.7980 ENDS PC4 SUBCKT AMP 1 2 3 4 ENDS PC4 SUBCKT AMP 1 2 3 4 </th <th></th> <th></th> <th>Page 9.7-23</th>			Page 9.7-23
RNC1 1 0 3.2018 XUSC3 3 2 3 2 0 1 XNC1 1 0 10 DELAY GUSC3 2 3 32 0 1 GNC1 1 0 10 0 0.3123 XUSC4 3 4 3 4 DELAY GNC2 4 1 14 DELAY GUSC4 3 4 34 0 1 GNC2 4 1 14 0.3123 .ENDS USCP XNC3 4 0 40 0.3123 .ENDS USCP GNC3 4 0 40 0.3123 .SUBCKT USCP1 1 2 3 4 RNC2 4 0 3.2018 R1 1 3 5.5586 .ENDS NC7 R2 2 4 5.5586 SUBCKT PC1 1 2 3 4 GUSC1 1 2 12 DELAY .SUBCKT PC1 1 2 3 4 GUSC2 1 1 4 0.1799 RPC1 2 4 11.0011 XUSC2 1 4 14 DELAY .ENDS PC1 GUSC3 2 3 2 0 .1799 .SUBCKT PC2 1 2 3 4 GUSC3 2 3 2 0 .1799 RPC1 2 4 4.8581 XUSC4 3 4 34 0 .1799 .ENDS PC2 GUSC4 3 4 34 0 .1799 .SUBCKT PC4 1 2 3 4 ENDS USCP1 2 4 6.7980 .ENDS PC4 .SUBCKT AMP 1 2 3 4 EODD 3 0 10 10 166 .SUBCKT PC6 1 2 3 4 EVEN 4 0 2 0 1E6 ENDS AMP <			
.SUBCKT USCP 1 2 3 4 .AC LIN 100 10 3K R1 1 3 1 R2 2 4 1 .SUBCKT USCP 1 2 3 4 .PRINT AC V(5) VP(5) V(13) VP(13) .SUBCKT USCP 1 2 3 4 .PRINT AC V(5) VP(5) V(13) VP(13) .SUBCKT USCP 1 2 3 4 .PRINT AC V(5) VP(5) V(13) VP(13) .SUBCKT USCP 1 2 3 4 .PRINT AC V(5) VP(5) V(13) VP(13) .SUBCKT USCP 1 2 3 4 .PRINT AC V(5) VP(5) V(13) VP(13)	.SUBCKT NC7 1 2 3 4 RNC1 1 0 3.2018 XNC1 1 0 10 DELAY GNC1 1 0 10 0 0.3123 XNC2 1 4 14 DELAY GNC2 4 1 14 0 0.3123 XNC3 4 0 40 DELAY GNC3 4 0 40 DELAY GNC3 4 0 40 0.3123 RNC2 4 0 3.2018 .ENDS NC7 .SUBCKT PC1 1 2 3 4 RPC1 2 4 11.0011 .ENDS PC1 .SUBCKT PC2 1 2 3 4 RPC1 2 4 4.8581 .ENDS PC2 .SUBCKT PC4 1 2 3 4 RPC1 2 4 6.7980 .ENDS PC4 .SUBCKT VC6 1 2 3 4 .ENDS PC6 .SUBCKT USCP 1 2 3 4 .ENDS PC6 .SUBCKT USCP 1 2 3 4 .ENDS PC6	XUSC3 3 2 32 DELAY GUSC3 2 3 32 0 1 XUSC4 3 4 34 DELAY GUSC4 3 4 34 0 1 .ENDS USCP .SUBCKT USCP1 1 2 3 4 R1 1 3 5.5586 R2 2 4 5.5586 XUSC1 1 2 12 DELAY GUSC1 1 2 12 DELAY GUSC2 4 1 14 0 .1799 XUSC3 3 2 32 DELAY GUSC3 2 3 32 0 .1799 XUSC4 3 4 34 DELAY GUSC4 3 4 34 0 .1799 .ENDS USCP1 .SUBCKT AMP 1 2 3 4 EODD 3 0 1 0 1E6 EVEN 4 0 2 0 1E6 .ENDS AMP .AC LIN 100 10 3K .PRINT AC V(5) VP(5) V0 V(21) VP(21)	
	GUSC1 1 2 12 0 1 XUSC2 1 4 14 DELAY		
GUSC1 1 2 12 0 1			
GUSC1 1 2 12 0 1	Chapter 9 - Switched Capacitor Circuit	its (6/4/01)	© P.E. Allen, 2001
GUSC1 1 2 12 0 1 XUSC2 1 4 14 DELAY Chapter 9 - Switched Capacitor Circuits (6/4/01) © P.E. Allen, 2001		its (6/4/01)	
GUSC1 1 2 12 0 1 XUSC2 1 4 14 DELAY		its (6/4/01)	
GUSC1 1 2 12 0 1 XUSC2 1 4 14 DELAY Chapter 9 - Switched Capacitor Circuits (6/4/01) © P.E. Allen, 2001 — -CMOS Analog Circuit Design — Page 9.7-24 — EXAMPLE 9.7-5 - Continued	-CMOS Analog Circuit Design		
GUSC1 1 2 12 0 1 XUSC2 1 4 14 DELAY Chapter 9 - Switched Capacitor Circuits (6/4/01) © P.E. Allen, 2001 CMOS Analog Circuit Design Page 9.7-24 EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact same results were obtained as for SPICE)	-CMOS Analog Circuit Design	same results were obtained as for SPICE)	Page 9.7-24
GUSC1 $1 \ 2 \ 12 \ 0 \ 1$ XUSC2 $1 \ 4 \ 14 \ DELAY$ Chapter 9 - Switched Capacitor Circuits (6/4/01) © P.E. Allen, 2001 -CMOS Analog Circuit Design Page 9.7-24 -CMOS Analog Circuit Design Page 9.7-24 EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact same results were obtained as for SPICE) TITLE: EXAMPLE 9-7-5 S6 (6 0) #CLK; CL53 (6 7) 0.2058; OPTIONS; S8 (7 8) #CLK; E1 (5 0 0 4) 1E6;	-CMOS Analog Circuit Design	same results were obtained as for SPICE) S6 (6 0) #CLK; CL5: S7 (7 0) CLK; C23 S8 (7 8) #CLK; E1	Page 9.7-24 3 (6 7) 0.2058; (8 200) 1; (5 0 0 4) 1E6;
GUSC1 1 2 12 0 1 XUSC2 1 4 14 DELAY Chapter 9 - Switched Capacitor Circuits (6/4/01) © P.E. Allen, 2001 -CMOS Analog Circuit Design Page 9.7-24 TITLE: EXAMPLE 9.7-5 S6 (6 0) #CLK; CL53 (6 7) 0.2058; OPTIONS; S8 (7 8) #CLK; E1 (5 0 0 4) 1E6; NOLIST; S10 (9 0) #CLK; END; END;	-CMOS Analog Circuit Design	same results were obtained as for SPICE) S6 (60) #CLK; CL5 S7 (70) CLK; C23 S8 (78) #CLK; E1 S9 (3009) #CLK; E2 S10 (90) #CLK; END	Page 9.7-24 3 (6 7) 0.2058; (8 200) 1; (5 0 0 4) 1E6; (200 0 0 8) 1E6
GUSC1 $1 \ 2 \ 1 \ 2 \ 0 \ 1$ XUSC2 $1 \ 4 \ 14 \ DELAY$ Chapter 9 - Switched Capacitor Circuits (6/4/01) © P.E. Allen, 2001 -CMOS Analog Circuit Design Page 9.7-24 -CHOS Analog Circuit Design Page 9.7-24 -CHITLE: EXAMPLE 9-7-5 S6 (6 0) #CLK; OPTIONS; S8 (7 8) #CLK; E1 (5 0 0 4) 1E6; NOLIST; S9 (300 9) #CLK; E1 (200 0 0 8) 1E6 GRID; S10 (9 0) #CLK; END; END; END; TIMING; CL42 (4 300) 0.1799; X1 (1 100) STG1;	-CMOS Analog Circuit Design EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact s TITLE: EXAMPLE 9-7-5 OPTIONS; NOLIST; GRID; END;	same results were obtained as for SPICE) S6 (6 0) #CLK; CL5; S7 (7 0) CLK; C23 S8 (7 8) #CLK; E1 S9 (300 9) #CLK; E2 S10 (9 0) #CLK; END CL12 (2 3) 0.3123; CL22 (3 9) 0.3123; CIRC CL42 (4 300) 0.1799; X1	Page 9.7-24 Page 9.7-24 (8 200) 1; (5 0 0 4) 1E6; (200 0 0 8) 1E6 ; CUIT;
GUSC1 $1 \ 2 \ 1 \ 2 \ 0 \ 1$ XUSC2 $1 \ 4 \ 1 \ 4 \ DELAY$ Chapter 9 - Switched Capacitor Circuits (6/4/01) © P.E. Allen, 2001 -CMOS Analog Circuit Design Page 9.7-24 -CMOS Analog Circuit Design Page	-CMOS Analog Circuit Design EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact s TITLE: EXAMPLE 9-7-5 OPTIONS; NOLIST; GRID; END; TIMING; PERIOD 50E-6; CLOCK CLK 1 (0 25/50);	same results were obtained as for SPICE) S6 (6 0) #CLK; CL52 S7 (7 0) CLK; C23 S8 (7 8) #CLK; E1 S9 (300 9) #CLK; E2 S10 (9 0) #CLK; END CL12 (2 3) 0.3123; CL22 (3 9) 0.3123; CIRC CL42 (4 300) 0.1799; X1 C12 (4 5) 1; X2 CL52 (6 7) 0.3123; X3	Page 9.7-24 Page 9.7-24 (8 200) 1; (5 0 0 4) 1E6; (200 0 0 8) 1E6 ; PUIT; (1 100) STG1; (100 200) STG3; (200 300) STG2;
GUSC1 $1 \ 2 \ 1 \ 2 \ 0 \ 1$ XUSC2 $1 \ 4 \ 14 \ DELAY$ Chapter 9 - Switched Capacitor Circuits (6/4/01) © P.E. Allen, 2001 -CMOS Analog Circuit Design Page 9.7-24 TITLE: EXAMPLE 9.7-5 S6 (6 0) #CLK; CL53 (6 7) 0.2058; OPTIONS; S8 (7 8) #CLK; E1 (5 0 0 4) 1E6; ORLD; S10 (9 0) #CLK; END; END; CL22 (3 9) 0.3123; TIMING; CL42	-CMOS Analog Circuit Design EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact s TITLE: EXAMPLE 9-7-5 OPTIONS; NOLIST; GRID; END; TIMING; PERIOD 50E-6; CLOCK CLK 1 (0 25/50); END;	same results were obtained as for SPICE) S6 (60) #CLK; CL5: S7 (70) CLK; C23 S8 (78) #CLK; E1 S9 (3009) #CLK; E2 S10 (90) #CLK; E2 S10 (90) #CLK; END CL12 (23) 0.3123; CL22 (39) 0.3123; CIRC CL42 (4300) 0.1799; X1 C12 (45) 1; X2 CL52 (67) 0.3123; X3 C22 (8300) 1; V1 E1 (5004) IE6; END	Page 9.7-24 3 (6 7) 0.2058; (8 200) 1; (5 0 0 4) 1E6; (200 0 0 8) 1E6; (200 1 8) 1E6; (200 200) 18] 1E6; (200 20) 18] 1E6; (2
GUSC1 $1 \ 2 \ 1 \ 2 \ 1 \ 4 \ 1 \ 4 \ DELAY$ Chapter 9 - Switched Capacitor Circuits (6/4/01) © P.E. Allen, 2001 -CMOS Analog Circuit Design Page 9.7-24 TTTLE: EXAMPLE 9.7-5 S6 (6 0) #CLK; OPTIONS; S8 (7 8) #CLK; E1 (5 0 0 4) 1E6; OPTIONS; S8 (7 8) #CLK; E2 (200 0 0 8) 1E6 GRD; CL12 (2 3) 0.3123; CIRCUT; TITLE: EXAMPLE 9.7 S10 (9 0) #CLK;	-CMOS Analog Circuit Design EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact s TITLE: EXAMPLE 9-7-5 OPTIONS; NOLIST; GRID; END; TIMING; PERIOD 50E-6; CLOCK CLK 1 (0 25/50); END; SUBCKT (1 100) STG1; S1 (1 2) CLK; S2 (2 0) #CLK;	same results were obtained as for SPICE) S6 (6 0) #CLK; CL5: S7 (7 0) CLK; C23 S8 (7 8) #CLK; E1 S9 (300 9) #CLK; E2 S10 (9 0) #CLK; E2 S10 (9 0) #CLK; END CL12 (2 3) 0.3123; CL22 (3 9) 0.3123; CIRC CL42 (4 300) 0.1799; X1 C12 (4 5) 1; X2 CL52 (6 7) 0.3123; X3 C22 (8 300) 1; V1 E1 (5 0 0 4) IE6; END E2 (300 0 0 8) IE6 END; ANA INFE	Page 9.7-24 Page 9.7-24 (8 200) 1; (5 0 0 4) 1E6; (200 0 0 8) 1E6 ; PUIT; (1 100) STG1; (100 200) STG3; (200 300) STG2; (2 0); ; LYZE SSS; REQ 1 3000 LIN 150;
GUSC1 $1 \ 2 \ 1 \ 2 \ 0 \ 1$ Chapter 9 - Switched Capacitor Circuits (6/4/01) © P.E. Allen, 2001 CMOS Analog Circuit Design Page 9.7-24 -CMOS Analog Circuit Design Page 9.7-24 TITLE: EXAMPLE 9.7-5 S6 60 #CLK; CL53 OPTIONS; S8 7.8 #CLK; E1 NOLIST; S9 (300.9) #CLK; E1 (50.04) FEND; CL12 (2.3) 0.3123; CIRCUT; TIMING; CL22 (8.300) <td< td=""><td>-CMOS Analog Circuit Design EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact s TITLE: EXAMPLE 9-7-5 OPTIONS; NOLIST; GRID; END; TIMING; PERIOD 50E-6; CLOCK CLK 1 (0 25/50); END; SUBCKT (1 100) STG1; S1 (1 2) CLK; S2 (2 0) #CLK; S3 (3 4) #CLK; S4 (3 0) CLK;</td><td>same results were obtained as for SPICE) S6 (6 0) #CLK; CL5: S7 (7 0) CLK; C23 S8 (7 8) #CLK; E1 S9 (300 9) #CLK; E2 S10 (9 0) #CLK; E2 S10 (9 0) #CLK; END CL12 (2 3) 0.3123; CL22 (3 9) 0.3123; CIRC CL42 (4 300) 0.1799; X1 C12 (4 5) 1; X2 CL52 (6 7) 0.3123; X3 C22 (8 300) 1; V1 E1 (5 0 0 4) IE6; END E2 (300 0 0 8) IE6 END; ANA INFF SUBCKT (100 200) STG3; SET S1 (100 2) #CLK; PRIN</td><td>Page 9.7-24 Page 9.7-24 (8 200) 1; (5 0 0 4) 1E6; (200 0 0 8) 1E6 ; CUIT; (1 100) STG1; (100 200) STG3; (200 300) STG2; (2 0); ; LYZE SSS; REQ 1 3000 LIN 150; VI AC 1.0 0.0; VI vdb(100) vp(100);</td></td<>	-CMOS Analog Circuit Design EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact s TITLE: EXAMPLE 9-7-5 OPTIONS; NOLIST; GRID; END; TIMING; PERIOD 50E-6; CLOCK CLK 1 (0 25/50); END; SUBCKT (1 100) STG1; S1 (1 2) CLK; S2 (2 0) #CLK; S3 (3 4) #CLK; S4 (3 0) CLK;	same results were obtained as for SPICE) S6 (6 0) #CLK; CL5: S7 (7 0) CLK; C23 S8 (7 8) #CLK; E1 S9 (300 9) #CLK; E2 S10 (9 0) #CLK; E2 S10 (9 0) #CLK; END CL12 (2 3) 0.3123; CL22 (3 9) 0.3123; CIRC CL42 (4 300) 0.1799; X1 C12 (4 5) 1; X2 CL52 (6 7) 0.3123; X3 C22 (8 300) 1; V1 E1 (5 0 0 4) IE6; END E2 (300 0 0 8) IE6 END; ANA INFF SUBCKT (100 200) STG3; SET S1 (100 2) #CLK; PRIN	Page 9.7-24 Page 9.7-24 (8 200) 1; (5 0 0 4) 1E6; (200 0 0 8) 1E6 ; CUIT; (1 100) STG1; (100 200) STG3; (200 300) STG2; (2 0); ; LYZE SSS; REQ 1 3000 LIN 150; VI AC 1.0 0.0; VI vdb(100) vp(100);
GUSC1 $1 \ 2 \ 1 \ 2 \ 0 \ 1$ Chapter 9 - Switched Capacitor Circuits (6/4/01) © P.E. Allen, 2001 CMOS Analog Circuit Design Page 9.7-24 CMOS Analog Circuit Design Page 9.7-24 CMOS Analog Circuit Design Page 9.7-24 EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact same results were obtained as for SPICE) TITLE: EXAMPLE 9-7-5 S6 (6 0) #CLK; CL53 (6 7) 0.2058; OPTIONS; S8 (7 8) #CLK; E1 (5 0 0 4) 1E6; NOLIST; S9 (300 9) #CLK; END; END; END; CL12 (2 3) 0.3123; CIRCUIT; TIMING; CL42 (4 300) 0.1799; X1 (1 00) STG1; PERIOD 50E-6; C12 (4 5) 1; V1 (20); E1 (5 0 0 4) 1E6; SUBCKT (1 100) STG1; E2 (300 0 0 8) 1E6 END; INFREQ 1 3000 LIN 150; S3 (3 4) #CLK; S1 (100 2) #CLK; PRINT vdb(100) vp(100); S4 (3 0) CLK; S1 <td< td=""><td>-<i>CMOS Analog Circuit Design</i> EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact s TITLE: EXAMPLE 9-7-5 OPTIONS; NOLIST; GRID; END; TIMING; PERIOD 50E-6; CLOCK CLK 1 (0 25/50); END; SUBCKT (1 100) STG1; S1 (1 2) CLK; S2 (2 0) #CLK; S3 (3 4) #CLK; S4 (3 0) CLK; S5 (5 100) #CLK;</td><td>same results were obtained as for SPICE) S6 (6 0) #CLK; CL5; S7 (7 0) CLK; C23 S8 (7 8) #CLK; E1 S9 (300 9) #CLK; E2 S10 (9 0) #CLK; E2 S10 (9 0) #CLK; E2 S10 (9 0) #CLK; END CL12 (2 3) 0.3123; CIRC CL42 (4 300) 0.1799; X1 C12 (4 5) 1; X2 CL52 (6 7) 0.3123; X3 C22 (8 300) 1; V1 E1 (5 0 0 4) 1E6; END E2 (300 0 0 8) 1E6 END; ANA INFF SUBCKT (100 200) STG3; SET S1 (100 2) #CLK; PRIN S2 (2 0) CLK; PRIN</td><td>Page 9.7-24 Page 9.7-24 (8 200) 1; (5 0 0 4) 1E6; (200 0 0 8) 1E6 ; PUIT; (1 100) STG1; (100 200) STG3; (200 300) STG2; (2 0); ; LYZE SSS; REQ 1 3000 LIN 150; V1 AC 1.0 0.0; V1 vdb(100) vp(100); V1 vdb(200) vp(200); VT vdb(200) vp(300);</td></td<>	- <i>CMOS Analog Circuit Design</i> EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact s TITLE: EXAMPLE 9-7-5 OPTIONS; NOLIST; GRID; END; TIMING; PERIOD 50E-6; CLOCK CLK 1 (0 25/50); END; SUBCKT (1 100) STG1; S1 (1 2) CLK; S2 (2 0) #CLK; S3 (3 4) #CLK; S4 (3 0) CLK; S5 (5 100) #CLK;	same results were obtained as for SPICE) S6 (6 0) #CLK; CL5; S7 (7 0) CLK; C23 S8 (7 8) #CLK; E1 S9 (300 9) #CLK; E2 S10 (9 0) #CLK; E2 S10 (9 0) #CLK; E2 S10 (9 0) #CLK; END CL12 (2 3) 0.3123; CIRC CL42 (4 300) 0.1799; X1 C12 (4 5) 1; X2 CL52 (6 7) 0.3123; X3 C22 (8 300) 1; V1 E1 (5 0 0 4) 1E6; END E2 (300 0 0 8) 1E6 END; ANA INFF SUBCKT (100 200) STG3; SET S1 (100 2) #CLK; PRIN S2 (2 0) CLK; PRIN	Page 9.7-24 Page 9.7-24 (8 200) 1; (5 0 0 4) 1E6; (200 0 0 8) 1E6 ; PUIT; (1 100) STG1; (100 200) STG3; (200 300) STG2; (2 0); ; LYZE SSS; REQ 1 3000 LIN 150; V1 AC 1.0 0.0; V1 vdb(100) vp(100); V1 vdb(200) vp(200); VT vdb(200) vp(300);
GUSC1 $1 \ 2 \ 1 \ 2 \ 0 \ 1$ XUSC2 $1 \ 4 \ 1 \ 4 \ DELAY$ Chapter 9 - Switched Capacitor Circuits (6/4/01) © P.E. Allen, 2001 CMOS Analog Circuit Design Page 9.7-24 EXAMPLE 9.7-5 - Continued Page 9.7-24 Switcap2 Input File (The exact same results were obtained as for SPICE) TITLE: EXAMPLE 9-7-5 S6 (6 0) #CLK; CL3 (6 7) 0.2058; OPTIONS; S8 (7 8) #CLK; E1 (5 0 0 4) IE6; NOLIST; S9 (300 9) #CLK; E2 (200 0 0 8) IE6 GRID; S10 (9 0) #CLK; ED; ED; END; TIMING; CL22 (3 9) 0.3123; CIRCUIT; TIMING; CL22 (4 300) 0.1799; X1 (1 100) STG1; PERIOD 50E-6; CL2 (4 30) 0.1799; X1 (1 100) STG1; E1 (5 0 0 4) IE6; END; END; E1 (5 0 0 4) E6; SUBCKT (1 100) STG1; E2 (300 0 0 8) IE6 END; INFREQ 1 3000 LIN 150;	-CMOS Analog Circuit Design EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact s TITLE: EXAMPLE 9-7-5 OPTIONS; NOLIST; GRID; END; TIMING; PERIOD 50E-6; CLOCK CLK 1 (0 25/50); END; SUBCKT (1 100) STG1; S1 (1 2) CLK; S2 (2 0) #CLK; S3 (3 4) #CLK; S4 (3 0) CLK; S5 (5 100) #CLK; S6 (5 0) CLK; S6 (5 0) CLK; S6 (5 0) 0.0909; CL21 (3 5) 0.0909;	same results were obtained as for SPICE) S6 (6 0) #CLK; CL5; S7 (7 0) CLK; C23 S8 (7 8) #CLK; E1 S9 (300 9) #CLK; E2 S10 (9 0) #CLK; END CL12 (2 3) 0.3123; CIL22 CL22 (3 9) 0.3123; CIRC CL42 (4 300) 0.1799; X1 C12 (4 5) 1; X2 CL52 (6 7) 0.3123; X3 C22 (8 300) 1; V1 E1 (5 0 0 4) IE6; END E2 (300 0 0 8) IE6 E2 SUBCKT (100 200) STG3; SET S1 (100 2) #CLK; PRIN S3 (3 0) CLK; PRIN S3 (3 4) #CLK; PLN S5 (6 5) CLK; END	Page 9.7-24 Page 9.7-24 (8 200) 1; (5 0 0 4) 1E6; (200 0 0 8) 1E6; (200 0 0 8) 1E6; (200 300) STG1; (100 200) STG3; (200 300) STG2; (2 0); ; LYZE SSS; REQ 1 3000 LIN 150; V1 AC 1.0 0.0; VT vdb(100) vp(100); VT vdb(200) vp(200); VT vdb(300) vp(300); T vdb(300);
GUSC1 $1 \ 2 \ 1 \ 2 \ 1 \ 0 \ 1$ Chapter 9 - Switched Capacitor Circuits (6/4/01) © P.E. Allen, 2001 CMOS Analog Circuit Design Page 9.7-24 Page 9.7-24 CMOS Analog Circuit Design Page 9.7-24 EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact same results were obtained as for SPICE) TITLE: EXAMPLE 9.7-5 S6 (6 0) #CLK; CL3 (6 7) 0.2058; OPTIONS; S8 (7 8) #CLK; E1 (5 0 0 4) 1E6; NOLIST; S9 (300 9) #CLK; E2 (200 0 0 8) 1E6 GRID; S10 (9 0) #CLK; E1 (5 0 0 4) 1E6; NOLIST; S10 (9 0) #CLK; END; CL22 (3 9) 0.3123; ITMING; CL22 (3 9) 0.3123; CIRCUT; TIMING; CL22 (3 0 0) 1 (1 00) STG1; PERIOD 50E-6; C12 (4 300) 0.1799; X1 (1 100) STG1; S1 (1 2) CLK; END;	-CMOS Analog Circuit Design EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact s TITLE: EXAMPLE 9-7-5 OPTIONS; NOLIST; GRID; END; TIMING; PERIOD 50E-6; CLOCK CLK 1 (0 25/50); END; SUBCKT (1 100) STG1; S1 (1 2) CLK; S2 (2 0) #CLK; S3 (3 4) #CLK; S3 (3 4) #CLK; S4 (3 0) CLK; S5 (5 100) #CLK; S6 (5 0) CLK; S6 (5 0) CLK; CL11 (2 3) 0.0909; CL21 (3 5) 0.0909; E1 (100 0 0 4) 1E6;	same results were obtained as for SPICE) S6 (6 0) #CLK; CL5; S7 (7 0) CLK; C23 S8 (7 8) #CLK; E1 S9 (300 9) #CLK; E1 S9 (300 9) #CLK; E1 CL12 (2 3) 0.3123; CIRC CL22 (3 9) 0.3123; X3 C22 (6 7) 0.3123; X3 C22 (8 300) 1; V1 E1 (5 0 0 4) IE6; END E2 (300 0 0 8) IE6 END; MAA SUBCKT (100 200) STG3; SET S1 (100 2) #CLK; PRIN S1 (100 2) #CLK; PRIN S3 (3 0) CLK; PRIN S3 (3 0) CLK; PRIN S4 (3 4) #CLK; END	Page 9.7-24 3 (6 7) 0.2058; (8 200) 1; (5 0 0 4) 1E6; (200 0 0 8) 1E6 ; CUIT; (1 100) STG1; (100 200) STG3; (200 300) STG2; (2 0); ; LYZE SSS; REQ 1 3000 LIN 150; V1 AC 1.0 0.0; VT vdb(100) vp(100); VT vdb(200) vp(200); VT vdb(300); ;
GUSC1 $1 \ 2 \ 1 \ 2 \ 1 \ 0 \ 1$ Chapter 9 - Switched Capacitor Circuits (6/4/01) © P.E. Allen, 2001 CMOS Analog Circuit Design Page 9.7-24 Page 9.7-24 CMOS Analog Circuit Design Page 9.7-24 EXAMPLE 9.7-5 - Continued Soft (6 0) #CLK; CL53 (6 7) 0.2058; TITLE: EXAMPLE 9-7-5 S6 (6 0) #CLK; CL3 (8 200) 1; OPTIONS; S8 (7 8) #CLK; E1 (5 0 0 4) IE6; OPTIONS; S8 (7 8) #CLK; E1 (5 0 0 4) IE6; GRID; S10 (9 0) #CLK; E1 (5 0 0 4) IE6; END; CL12 (2 3) 0.3123; CIL2 (2 3) 0.3123; CIRCUIT; TIMING; CL22 (3 9) 0.3123; CLOCK CLK 1 (0 25/50); CL22 (6 7) 0.3123; X3 (200 300) STG1; FEI (5 0 0 4) IE6; END; SUBCKT (1 100) STG1; E2 (300 0 0 8) IE6 INFREQ 1 3000 LIN 150; S1 (1 2) CLK; END; INFREQ 1 3000 LIN 150; S3 (3 4) #CLK; S2 (2 0) CLK; PRINT vdb(100) vp(100); S5 (5 100) CLK; S3 (3 0) CLK;	-CMOS Analog Circuit Design EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact s TITLE: EXAMPLE 9-7-5 OPTIONS; NOLIST; GRID; END; TIMING; PERIOD 50E-6; CLOCK CLK 1 (0 25/50); END; SUBCKT (1 100) STG1; S1 (1 2) CLK; S2 (2 0) #CLK; S3 (3 4) #CLK; S4 (3 0) CLK; S5 (5 100) #CLK; S6 (5 0) CLK; CL11 (2 3) 0.0909; E1 (100 0 0 4) 1E6; END; SUBCKT (200 300) STG2;	same results were obtained as for SPICE) S6 (6 0) #CLK; CL5; S7 (7 0) CLK; C23 S8 (7 8) #CLK; E1 S9 (300 9) #CLK; E2 S10 (9 0) #CLK; E2 S10 (9 0) #CLK; E2 S10 (9 0) #CLK; E1 CL12 (2 3) 0.3123; CIRC CL42 (4 300) 0.1799; X1 C12 (4 5) 1; X2 CL52 (6 7) 0.3123; X3 C22 (8 300) 1; V1 E1 (5 0 0 4) 1E6; END E2 (300 0 0 8) 1E6 END; ANA INFF SUBCKT (100 200) STG3; SET S1 (100 2) #CLK; PRIN S2 (2 0) CLK; PRIN S3 (3 0) CLK; PRIN S4 (3 4) #CLK; END S6 (6 0) #CLK; END; S8 (7 8) #CLK; S9 (200 9) #CLK;	Page 9.7-24 3 (6 7) 0.2058; (8 200) 1; (5 0 0 4) 1E6; (200 0 0 8) 1E6 ; CUIT; (1 100) STG1; (100 200) STG3; (200 300) STG2; (2 0); ; LYZE SSS; REQ 1 3000 LIN 150; V1 AC 1.0 0.0; VT vdb(100) vp(100); VT vdb(200) vp(200); VT vdb(300); ;
GUSC1 1 2 12 0 1 XUSC2 1 4 14 DELAY Chapter 9 - Switched Capacitor Circuits (6/4/01) © P.E. Allen, 2001 $-CMOS$ Analog Circuit Design Page 9.7-24 Page 9.7-24 EXAMPLE 9.7-5 - Continued Switched Capacitor Circuits (6/4/01) Page 9.7-24 EXAMPLE 9.7-5 S6 (6 0) #CLK; CL53 (6 7) 0.2058; OPTIONS; S8 7 (7 0) NOLIST; S9 (300 9) #CLK; E1 (5 0 0 4) 1E6; NOLIST; S9 (300 9) #CLK; E2 (200 0 0 8) 1E6 GRID; S10 (9 0) #CLK; E1 (5 0 4) 1E6; CL22 (3 9) 0.3123; CIRCUIT; TIMING; CL22 (3 9) 0.3123; CL22 (3 9) 0.3123; CIRCUIT; TIMING; CL22 (4 50) 1; X2 (100 200) STG1; E2 (300 0 0 8) 1E6 E1 (5 0 0 4) 1E6; END; SUBCKT (1 100) STG1; E2 (200 0 0 8) 1E6 INFREQ 1 3000 LIN 150; S3 (3 4) #CLK; S1 (100 20) STG3; SET V1 AC 1.0 0.0; S4 (3 0) CLK; PRINT vdb(20) vp(200); S5 (5 100) CLK; S3 (3 0) CLK; PRINT vdb(300) vp(300); S4 (3 0) CLK; S3 (3 0) <	-CMOS Analog Circuit Design EXAMPLE 9.7-5 - Continued Switcap2 Input File (The exact s TITLE: EXAMPLE 9-7-5 OPTIONS; NOLIST; GRID; END; TIMING; PERIOD 50E-6; CLOCK CLK 1 (0 25/50); END; SUBCKT (1 100) STG1; S1 (1 2) CLK; S2 (2 0) #CLK; S3 (3 4) #CLK; S4 (3 0) CLK; S5 (5 100) #CLK; S6 (5 0) CLK; S6 (5 0) OP09; E1 (100 0 0 4) 1E6; END; SUBCKT (200 300) STG2; S1 (200 2) #CLK; S2 (2 0) CLK; S3 (3 0) CLK;	same results were obtained as for SPICE) S6 (6 0) #CLK; CL5: S7 (7 0) CLK; C23 S8 (7 8) #CLK; E1 S9 (300 9) #CLK; E2 S10 (9 0) #CLK; E2 S10 (9 0) #CLK; END CL12 (2 3) 0.3123; CIRC CL22 (3 9) 0.3123; CIRC CL22 (3 9) 0.3123; CIRC CL42 (4 300) 0.1799; X1 C12 (4 5) 1; X2 CL52 (6 7) 0.3123; X3 C22 (8 300) 1; V1 E1 (5 0 0 4) IE6; END E2 (300 0 0 8) IE6 END; ANA INFF SUBCKT (100 200) STG3; SET S1 (100 2) #CLK; PRIN S2 (2 0) CLK; PRIN S3 (3 0) CLK; PRIN S4 (3 4) #CLK; PIO S5 (6 5) CLK; END; S6 (6 0) #CLK; S7 (7 0) CLK; END; S8 (7 8) #CLK; S9 (200 9) #CLK; S10 (9 0) #CLK; CL13 (2 3) 0.2058; CL23 (3 9) 0.2058;	Page 9.7-24 Page 9.7-24 (8 200) 1; (5 0 0 4) 1E6; (200 0 0 8) 1E6 ; PUIT; (1 100) STG1; (100 200) STG3; (200 300) STG2; (2 0); ; LYZE SSS; REQ 1 3000 LIN 150; VI AC 1.0 0.0; VI vdb(100) vp(100); VI vdb(200) vp(200); VT vdb(300) vp(300); ;



CMOS Analog Circuit Design

EXAMPLE 9.7-7 - Design of a Butterworth, High-Pass Filter

Design a high-pass filter having a -3dB ripple bandwidth above 1 kHz and a gain of less than -35 dB below 500 Hz using the Butterworth approximation. Use a clock frequency of 100kHz. Solution

From the specification, we know that $T_{PB} = -3 \text{ dB}$ and $T_{SB} = -35 \text{ dB}$. Also, $\Omega_n = 2$ ($\Omega_{hn} = 0.5$). $\varepsilon = 1$ because $T_{PB} = -3$ dB. Therefore, find that N = 6 will give $T_{SB} = -36.12$ dB which is the lowest, integer value of N which meets the specifications.

Next, the normalized, low-pass poles are found from Table 9.7-1 as

 $p_{1\ln}$, $p_{6\ln}$ = -0.2588 ± j 0.9659 p_{2ln} , $p_{5ln} = -0.7071 \pm j \ 0.7071$

and

 $p_{3ln}, p_{4ln} = -0.9659 \pm j \ 0.2588$

Inverting the normalized, low-pass poles gives the normalized, high-pass poles which are

 $p_{1hn}, p_{6hn} = -0.2588 \pm j \ 0.9659$ $p_{2hn}, p_{5hn} = -0.7071 + j 0.7071$

and

 $p_{3hn}, p_{4hn} = -0.9659 + j 0.2588$.

/

We note the inversion of the Butterworth poles simply changes the sign of the imaginary part of the pole.

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

- © P.E. Allen, 2001

Page 9.7-28

Page 9.7-27

CMOS Analog Circuit Design -

EXAMPLE 9.7-7 - Continued

The next step is to group the poles in second-order products, since there are no first-order products. This result gives the following normalized, high-pass transfer function.

-

$$\begin{split} T_{HPn}(s_{hn}) &= T_1(s_{hn})T_2(s_{hn})T_3(s_{hn}) = \left(\frac{s_{hn}^2}{(s_{hn}+p_{1hn})(s_{hn}+p_{6hn})}\right) \left(\frac{s_{hn}^2}{(s_{hn}+p_{2hn})(s_{hn}+p_{5hn})}\right) \left(\frac{s_{hn}^2}{(s_{hn}+p_{3hn})(s_{hn}+p_{4hn})}\right) \\ &= \left(\frac{s_{hn}^2}{s_{hn}^2+0.5176s_{hn}+1}\right) \left(\frac{s_{hn}^2}{s_{hn}^2+1.4141s_{hn}+1}\right) \left(\frac{s_{hn}^2}{s_{hn}^2+1.9318s_{hn}+1}\right) \\ & = 0 \end{split}$$

Now we are in a position to do the stage-by-stage design. We see that the Q's of each stage are $Q_1 = 1/0.5176 = 1.932$, $Q_2 = 1/1.414 = 0.707$, and $Q_3 = 1/1.9318 = 0.5176$. Therefore, we will choose the low-Q biquad to implement the realization of this example.

The low-Q biquad design equations are:

$$\alpha_1 = \frac{K_0 T_n}{\omega_{on}}, \ \alpha_2 = |\alpha_5| = \omega_{on} T_n, \ \alpha_3 = K_2, \ \alpha_4 = K_1 T_n, \ \text{and} \ \alpha_6 = \frac{\omega_{on} T_n}{Q}$$

For the high pass,


$$K_0 = K_1 = 0$$
 and $K_2 = 1$, so that $\alpha_1 = \alpha_4 = 0$ and $\alpha_2 = |\alpha_5| = \omega_{on}T_n$, $\alpha_3 = K_2$ and $\alpha_6 = \frac{\omega_{on}T_n}{Q}$

Stage 1


$$\alpha_{21} = \alpha_{51} = \frac{\omega_{PB}}{f_c} = \frac{2\pi \cdot 10^3}{10^5} = 0.06283, \ \alpha_{31} = 1, \text{ and } \alpha_{61} = \frac{\omega_{PB}}{Qf_c} = \frac{0.06283}{1.932} = 0.03252$$

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

Τ



- © P.E. Allen, 2001



CMOS Analog Circuit Design -

BANDPASS DESIGN PROCEDURE FOR THE CASCADE APPROACH - Continued

5.) Group the poles and zeros into second-order products having the following form

$$T_{k}(s_{bn}) = \frac{K_{k} s_{bn}}{(s_{bn} + p_{kbn})(s_{bn} + p_{jbn}^{*})} = \frac{K_{k} s_{bn}}{(s_{bn} + \sigma_{kbn} + j\omega_{kbn})(s_{bn} + \sigma_{kbn} - j\omega_{kbn})}$$
$$= \frac{K_{k} s_{bn}}{s_{bn}^{2} + (2\sigma_{kbn})s_{bn} + (\sigma_{bn}^{2} + \omega_{kbn}^{2})} = \frac{T_{k}(\omega_{kon})\left(\frac{\omega_{kon}}{Q_{k}}\right)s_{bn}}{s_{bn}^{2} + \left(\frac{\omega_{kon}}{Q_{k}}\right)s_{bn} + \omega_{kon}^{2}}$$

where *j* and *k* corresponds to the *j*th and *k*th low-pass poles which are a complex conjugate pair, K_k is a gain constant, and

$$\omega_{kon} = \sqrt{\sigma_{kbn}^2 + \omega_{kbn}^2}$$
 and $Q_k = \frac{\sqrt{\sigma_{bn}^2 + \omega_{kbn}^2}}{2\sigma_{bn}}$

6.) Realize each second-order product with a bandpass switched capacitor biquad and cascade in the order of increasing Q.

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

— Page 9.7-34

© P.E. Allen, 2001

Page 9.7-33

EXAMPLE 9.7-8 - Design of a Cascade Bandpass Switched Capacitor Filter

Design a bandpass, Butterworth filter having a -3dB ripple bandwidth of 200 Hz geometrically centered at 1 kHz and a stopband of 1 kHz with an attenuation of 40 dB or greater, geometrically centered at 1 kHz. The gain at 1 kHz is to be unity. Use a clock frequency of 100kHz.

<u>Solution</u>

From the specifications, we know that $T_{PB} = -3 \text{ dB}$ and $T_{SB} = -40 \text{ dB}$. Also, $\Omega_n = 1000/200 = 5$. $\varepsilon = 1$ because $T_{PB} = -3 \text{ dB}$. Therefore, we find that N = 3 will give $T_{SB} = -41.94 \text{ dB}$ which is the lowest, integer value of N which meets the specifications.

Next, we evaluate the normalized, low-pass poles from Table 9.7-1 as

 $p_{1\ln}$, $p_{3\ln} = -0.5000 \pm j0.8660$ and $p_{2\ln} = -1.0000$.

Normalizing these poles by the bandpass normalization of $\Omega_b = 200/1000 = 0.2$ gives

$$p'_{ln}$$
, $p'_{ln} = -0.1000 \pm j \ 0.1732$ and $p'_{ln} = -0.2000$


Each one of the p'_{ln} will contribute a second-order term. The normalized bandpass poles are


found by using $s_{bn} = (\dot{s_{bn}/2}) \pm \sqrt{(\dot{s_{bn}/2})^2} - 1$ which results in 6 poles given as follows.

For $p'_{ln} = -0.1000 + j0.1732 \rightarrow p_{1bn}$, $p_{2bn} = -0.0543 + j1.0891$, -0.0457 - j0.9159.

For $p'_{3ln} = -0.1000 - j0.1732 \rightarrow p_{3bn}, p_{4bn} = -0.0457 + j0.9159, -0.543 - j 1.0891.$


For $p'_{ln} = -0.2000 \rightarrow p_{5bn}$, $p_{6bn} = -0.1000 \pm j \ 0.9950$.







CMOS Analog Circuit Design	
----------------------------	--

			n .				-						1
$\frac{2}{4} 0.7071 1.4142}{0.5000 1.3333 1.5000} Butterworth (1 rps passband)}{0.5000 1.333 1.5000 0.8944 1.5451 0.5772 1.5307 0.5591 0.559 1.5792 1.5529 0.559 0.5550 1.5792 1.5529 0.559 0.5550 1.5792 1.5588 1.7388 1.5576 0.578 0.9370 1.2588 1.5283 1.7287 1.8246 1.5607 0.578 0.9370 1.2588 1.5283 1.7287 1.8246 1.5607 0.578 0.9370 1.2588 1.5283 1.5283 1.7287 1.8246 1.5507 0.5643 0.7566 0.4654 0.7626 1.0406 1.2921 1.5100 1.6869 0.8121 1.8552 1.5643 0.0957 0.0957 0.0050 0.1597 0.0406 1.2921 1.5100 1.6869 0.8121 1.8552 1.5643 0.0957 0.0050 0.1597 0.0406 1.2921 1.5100 1.6869 0.8121 1.8552 1.5643 0.0957 0.0050 0.1597 0.0406 1.2921 1.5100 1.6869 0.8121 1.8552 1.5643 0.0957 0.0050 0.1564 0.4654 0.7626 0.0050 0.1597 0.0491 0.13457 0.005 0.0050 0.1597 0.0491 1.3457 0.005 0.005 0.0050 0.1597 0.0491 1.3457 0.005 0.0050 0.1593 0.2183 0.1701 0.0925 0.0507 0.20491 1.3457 0.005 0.0050 0.005$		N										I 10.	-
$\frac{3}{4} 0.5000 \frac{1.3333}{0.3827} \frac{1.5000}{1.522} \frac{1.5307}{1.5307} \frac{1}{1.5529} \frac{1}{1.5529} \frac{1}{1.5576} \frac{1}{1.5643} \frac{1}{1.00} \frac{1}{1.5576} \frac{1}{1.5281} \frac{1}{1.2871} \frac{1}{1.5281} \frac{1}{1.2871} \frac{1}{1.5607} \frac{1}{1.5643} \frac{1}{1.0118} \frac{1}{1.3332} \frac{1}{1.5088} \frac{1}{1.408} \frac{1}{1.2021} \frac{1}{1.5100} \frac{1}{1.6869} \frac{1}{1.8121} \frac{1}{1.8552} \frac{1}{1.5643} \frac{1}{1.601} \frac{1}{1.0118} \frac{1}{1.3332} \frac{1}{1.5088} \frac{1}{1.2081} \frac{1}{1.2021} \frac{1}{1.5100} \frac{1}{1.6469} \frac{1}{1.2111} \frac{1}{1.2111} \frac{1}{1.2021} \frac{1}{1.2111} \frac{1}{1.21111} \frac{1}{1.2111} \frac{1}{1.21111} \frac{1}{1.2111} \frac{1}{1.21111} \frac$		_			C _{3n}	L4n	Con	L6n	C/n	L8n	C9n	LIOn	
$\frac{4}{5} 0.3827 1.0824 1.5772 1.5307 1 1.0944 1.5451 1.0944 1.5451 1.5529 1.1016 1.5529 1.7593 1.5529 1.1016 1.5529 1.7593 1.5529 1.1016 1.5529 1.7593 1.5529 1.1016 1.5529 1.7593 1.5529 1.1016 1.5529 1.1016 1.5529 1.1016 1.5529 1.1016 1.5529 1.1016 1.5688 1.7988 1.5276 1.0017 1.0017 1.001 1.00957 1.101 1.00957 1.101 1.00957 1.101 1.00957 1.101 1.00957 1.101 1.00957 1.101 1.00957 1.101 1.00957 1.101 1.00957 1.101 1.0005 1.1017 1.001 1.0005 1.001 1.000 1.001 1.000 1.001 1.000 1.001 1.000 1.001 1.000 1.001 1.000 1.001 1.000 1.001 1.000 1.001 1.000 $					1.5000			Butterw	vorth (1 r	ps passb	and)		-
$\frac{6}{2} 0.2588 0.7579 1.2016 1.5529 1.7593 1.5529 0.2225 0.6560 1.0550 0.3971 0.2588 1.7988 1.5576 0.2225 0.6560 1.0550 0.3971 0.2588 1.7288 1.5283 1.7287 1.8246 1.5607 0.0.1736 0.5155 0.8414 1.1408 1.4037 1.6202 1.7772 1.8424 1.5628 10 0.1564 0.4654 0.7626 1.0406 1.2921 1.5100 1.6869 1.8121 1.8552 1.5643 2.0.9110 0.9957 0.$													
$\frac{7}{9} 0.2225 0.6560 1.0550 1.3972 1.6588 1.7988 1.5576 0}{0.0370 1.2588 1.2283 1.7287 1.8246 1.5607 0}{1.8242 1.5622 1.7772 1.8424 1.5628 0}{1.8424 1.5628 0}{1.00 0.1564 0.4654 0.7626 1.0406 1.2921 1.5100 0}{1.8680 1.8121 1.8552 1.5643 0}{1.8552 1.5643 0}{1.00 0.1564 0.4654 0.7626 1.0406 1.2921 1.5100 0}{1.8680 0}{1.8121 1.8552 1.5643 0}{1.8552 0}{1.5643 0}{1.6532 0}{1.7773 0}{1.600 0}{1.8697 0}{1.2817 0}{1.6507 0}{1.6507 0}{1.6607 0}{1.6909 0}{1.2817 0}{1.6652 0}{1.6552 0}{1.6552 0}{1.6552 0}{1.0551 0}{1.6552 0}{1.0551 0}{1.6552 0}{1.0551 0}{1.0552 0}{1.0551 0}{1.0552 0}{1.0551 0}{1.0552 0}{1.0$								1.5500					-
$\frac{8}{9} 0.1751 0.5576 0.9370 1.2588 1.5283 1.7287 1.8246 1.5607 0.0000 0.000 0.000 0.000 0.000 0.000 0.000$		6							1 5576				
$\frac{10}{2} 0.1564 0.4654 0.7626 1.0406 1.2921 1.5100 1.6869 1.8121 1.8552 1.5643}{0.9110 0.9957 1 1.00 1.0869 1.8121 1.8552 1.5643} \\ 3 1.0118 1.3322 1.5088 1.4dB ripple Chebyshev (1 rps passband) 1.4495 1.4126 1.9093 1.2817 1.508 1.6552 1.4431 1.9357 1.4441 1.9938 1.5908 1.6652 1.4451 1.9457 1.4441 1.9938 1.5908 1.6652 1.4451 1.9457 1.4441 1.9938 1.5908 1.6652 1.4451 1.7021 2.02021 1.3691 1.9457 1.7118 1.5087 1.4451 1.7021 2.02021 1.3691 1.9457 1.7118 1.5087 1.4790 2.0601 1.6918 2.1583 1.7021 2.02021 1.3691 1.9918 1.4817 1.20537 1.6350 2.14431 1.7021 2.02021 1.3691 1.9918 1.4817 1.20645 1.6961 2.1658 1.7306 2.1803 1.7215 2.1111 1.3801 1.11$		8								1.5607			
$\frac{2}{3} \frac{0.9110}{1.018} \frac{0.9957}{1.3332} \frac{1}{1.5088} \frac{1}{1.4B \text{ ripple Chebyshev (1 rps passband)}}{1.4B \frac{1}{1.0495} \frac{1}{1.4126} \frac{1}{1.9938} \frac{1}{1.2817} \frac{1}{1.657} \frac{1}{1.0481} \frac{1}{1.3457} \frac{1}{1.657} \frac{1}{1.0651} \frac{1}{1.4441} \frac{1}{1.9938} \frac{1}{1.5908} \frac{1}{1.6652} \frac{1}{1.652} \frac{1}{1.0651} \frac{1}{1.4441} \frac{1}{1.9938} \frac{1}{1.5908} \frac{1}{1.6652} \frac{1}{1.6773} \frac{1}{1.4601} \frac{1}{2.0270} \frac{1}{1.6507} \frac{2}{2.1491} \frac{1}{1.3457} \frac{1}{1.2012} \frac{1}{1.0922} \frac{1}{1.3691} \frac{1}{1.6931} \frac{1}{1.7213} \frac{1}{2.1574} \frac{1}{1.6707} \frac{1}{1.7317} \frac{1}{10} \frac{1}{1.0991} \frac{1}{1.4790} \frac{2}{2.0601} \frac{1}{1.6918} \frac{2}{1.1583} \frac{1}{1.7213} \frac{1}{2.1574} \frac{1}{1.6707} \frac{1}{1.7317} \frac{1}{10} \frac{1}{10} \frac{1}{1.0918} \frac{1}{1.4817} \frac{2}{2.0645} \frac{1}{1.6961} \frac{2}{2.1658} \frac{1}{1.7036} \frac{2}{2.1803} \frac{1}{1.7215} \frac{2}{2.1111} \frac{1}{1.3801} \frac{1}{1.500} \frac{1}{1.0918} \frac{1}{1.4817} \frac{2}{2.0645} \frac{1}{1.6961} \frac{2}{2.1658} \frac{1}{1.7306} \frac{2}{2.1803} \frac{1}{1.7215} \frac{2}{2.1111} \frac{1}{1.3801} \frac{1}{1.0918} \frac{1}{1.0918} \frac{1}{1.6912} \frac{1}{1.6912} \frac{1}{1.658} \frac{1}{1.7306} \frac{2}{2.1803} \frac{1}{1.7215} \frac{2}{2.1111} \frac{1}{1.3801} \frac{1}{1.0918} \frac{1}{1.0918} \frac{1}{1.0918} \frac{1}{1.6912} \frac{1}{1.6912} \frac{1}{1.658} \frac{1}{1.7306} \frac{1}{2.1803} \frac{1}{1.7215} \frac{1}{2.1111} \frac{1}{1.3801} \frac{1}{1.0918} \frac{1}{1.0918} \frac{1}{1.0918} \frac{1}{1.6912} \frac{1}{1.6912} \frac{1}{1.6912} \frac{1}{1.658} \frac{1}{1.7306} \frac{1}{2.1803} \frac{1}{1.7215} \frac{1}{2.1111} \frac{1}{1.3801} \frac{1}{1.0918} 1$													
$\frac{3}{4} \frac{1.0118}{1.3332} \frac{1.5088}{1.4126} \frac{1.408}{1.9938} \frac{1.2817}{1.2817} \frac{1.408}{1.6552} \frac{1.4126}{1.0753} \frac{1.4241}{1.2938} \frac{1.5908}{1.5908} \frac{1.6652}{1.6652} \frac{1.6652}{1.6914} \frac{1.4441}{1.9938} \frac{1.5908}{1.6572} \frac{1.6652}{1.6914} \frac{1.4441}{1.3457} \frac{1.02027}{1.0832} \frac{1.6207}{1.6489} \frac{1.7118}{1.7118} \frac{1.6489}{1.0717} \frac{1.7317}{1.7317} \frac{1.6352}{1.6914} \frac{1.6452}{1.6914} \frac{1.7118}{1.20537} \frac{1.6352}{1.6914} \frac{1.20527}{1.6489} \frac{1.20491}{1.7213} \frac{1.21574}{1.5707} \frac{1.7071}{1.7317} \frac{1.7317}{1.001} \frac{1.7117}{1.0019} \frac{1.7117}{1.7317} \frac{1.6301}{1.0019} \frac{1.6918}{1.4817} \frac{1.26641}{2.0641} \frac{1.6581}{2.1658} \frac{1.7306}{1.7213} \frac{2.1803}{2.1574} \frac{1.7215}{1.7107} \frac{1.7117}{1.7317} \frac{1.3801}{1.001} \frac{1.1817}{1.0001} \frac{1.6918}{1.6916} \frac{2.1658}{1.6306} \frac{1.7306}{2.1803} \frac{1.7215}{1.7215} \frac{2.1111}{2.1111} \frac{1.3801}{1.3801} \frac{1.161}{1.0001} \frac{1.7215}{1.2001} \frac{1.7117}{1.7317} \frac{1.6901}{1.0019} \frac{1.7215}{1.2001} \frac{1.7117}{1.7317} \frac{1.6901}{1.0019} \frac{1.6918}{1.4817} \frac{1.652}{2.0641} \frac{1.652}{1.6961} \frac{1.7306}{2.1658} \frac{1.7306}{1.7215} \frac{1.1803}{2.1111} \frac{1.3801}{1.3801} \frac{1.7125}{1.000} \frac{1.000}{1.0018} \frac{1.4817}{1.20641} \frac{2.0641}{1.6916} \frac{1.658}{1.6502} \frac{1.7306}{1.7306} \frac{1.1803}{1.7215} \frac{1.7211}{2.1111} \frac{1.3801}{1.3801} \frac{1.652}{1.690} \frac{1.730}{1.7215} \frac{1.2111}{2.1111} \frac{1.3801}{1.3801} \frac{1.652}{1.690} \frac{1.652}{1.690} \frac{1.652}{1.690} \frac{1.652}{1.690} \frac{1.6912}{1.2002} \frac{1.658}{1.7306} \frac{1.7215}{1.2000} \frac{1.6912}{1.2000} \frac{1.6912}{1.2000}$					0.7626	1.0406	1.2921	1.5100	1.6869	1.8121	1.8552	1.5643	-
$\frac{4}{5} \frac{1.0495}{1.0674} \frac{1.4126}{1.4441} \frac{1.9938}{1.9938} \frac{1.2817}{1.5908} \frac{1.6652}{1.6652} \frac{1.657}{1.6857} \frac{1.61}{1.011} \frac{1.61}{1.011} \frac{1.61}{1.011} \frac{1.61}{1.011} \frac{1.61}{1.011} \frac{1.6552}{1.6736} \frac{1.192}{1.6499} \frac{1.7118}{1.7118} \frac{1.111}{1.011} \frac{1.1011}{1.0118} \frac{1.1632}{1.4694} \frac{1.0473}{1.6737} \frac{1.6736}{1.6736} \frac{1.1429}{1.1489} \frac{1.7118}{1.7118} \frac{1.111}{1.011} \frac{1.0111}{1.0118} \frac{1.1632}{1.4694} \frac{1.0473}{1.6737} \frac{1.6736}{1.6736} \frac{1.1453}{1.7021} \frac{1.2022}{1.2022} \frac{1.3691}{1.3691} \frac{1.0674}{1.011} \frac{1.0918}{1.0872} \frac{1.4791}{1.4751} \frac{2.0645}{1.0961} \frac{1.1453}{1.16918} \frac{1.1425}{1.111} \frac{1.13801}{1.2011} \frac{1.111}{1.011} \frac{1.111}{1.011} \frac{1.0111}{1.011} \frac{1.111}{1.011} \frac{1.0111}{1.011} \frac{1.111}{1.011} \frac{1.111}{1.011} \frac{1.011}{1.011} \frac{1.111}{1.011} \frac{1.011}{1.011} \frac{1.0111}{1.011} \frac{1.0111}{1.011} \frac{1.011}{1.011} \frac{1.011}{1.01$					1.5088		1-dB rit	ople Che	byshev (*	rns pass	sband)		
$\frac{5}{6} \frac{1.0674}{1.0773} \frac{1.4441}{1.491} \frac{1.9938}{1.6796} \frac{1.5908}{2.0491} \frac{1.6552}{1.3457} \frac{1}{1.0491} \frac{1}{1.3457} \frac{1}{1.0773} \frac{1}{1.4601} \frac{1}{2.0270} \frac{1.6507}{1.6850} \frac{2.0491}{2.0491} \frac{1.3457}{1.3457} \frac{1}{1.041} \frac{1}$						1.2817		rpie ene		- 1p5 pub		-	1
7 1.0832 1.4694 2.0437 1.6736 2.1192 1.6489 1.7118 Image: constraint of the standard			1.0674	1.4441	1.9938								
$\frac{8}{9} \frac{1.0872}{1.4751} \frac{1.2.0537}{2.0537} \frac{1.6850}{1.6850} \frac{2.1453}{2.1533} \frac{1.7021}{1.7213} \frac{2.0922}{2.13691} \frac{1.3691}{1.6707} \frac{1.7317}{1.7317} \frac{1}{10} \frac{1.0918}{1.0918} \frac{1.4817}{1.4817} \frac{2.0645}{2.0645} \frac{1.6961}{2.1658} \frac{2.1583}{1.7306} \frac{1.7215}{2.1803} \frac{2.1111}{1.7215} \frac{1.2111}{2.1111} \frac{1.3801}{1.3801} \frac{1}{1.018} \frac{1.4817}{2.0645} \frac{1.6961}{2.1658} \frac{1.6961}{2.1658} \frac{2.1658}{1.7306} \frac{1.7215}{2.1803} \frac{1.7215}{2.1111} \frac{2.1111}{1.3801} \frac{1.3801}{1.0918} \frac{1.1817}{2.1018} \frac{1.6707}{2.1111} \frac{1.7317}{1.3801} \frac{1.0918}{2.1518} \frac{1.4817}{2.1018} \frac{1.6961}{2.1658} \frac{1.6961}{2.1658} \frac{2.1658}{1.7306} \frac{1.7215}{2.1111} \frac{2.1111}{1.3801} \frac{1.3801}{1.291} \frac{1.111}{2.1111} \frac{1.3801}{2.1018} \frac{1.111}{2.111} \frac{1.2801}{2.1018} \frac{1.6961}{2.1698} \frac{1.6961}{2.1658} \frac{1.6961}{2.1658} \frac{2.1696}{1.7306} \frac{1.803}{2.1803} \frac{1.7215}{1.7215} \frac{2.1111}{2.1111} \frac{1.3801}{1.3801} \frac{1.691}{2.1018} \frac{1.6961}{2.1698} \frac{1.6961}{2.1658} \frac{1.6961}{2.1698} \frac{1.6961}{2.1658} \frac{1.6961}{2.1658} \frac{1.6961}{2.1698} $									1 7110				-
$\frac{9}{10} 1.0899 1.4799 2.0601 1.6918 2.1583 1.7213 2.1574 1.6707 1.7317 1.7317 1.0110 1.0918 1.4817 2.0645 1.6961 2.1658 1.7306 2.1803 1.7215 2.1111 1.3801 1.1n C_2n L_3n C_4n L_5n C_6n L_7n C_8n L_9n C_{10n} 1.0000 1.0000 0000 0000000000000000000$										1.3691			-
$\frac{10 1.0918 1.4817 2.0645 1.6961 2.1658 1.7306 2.1803 1.7215 2.1111 1.3801}{L_{1n} C_{2n} L_{3n} C_{4n} L_{5n} C_{6n} L_{7n} C_{8n} L_{9n} C_{10n}}$ $\frac{10 1.0918 1.4817 2.0645 1.6961 2.1658 1.7306 2.1803 1.7215 2.1111 1.3801}{L_{1n} C_{2n} L_{3n} C_{4n} L_{5n} C_{6n} L_{7n} C_{8n} L_{9n} C_{10n}}$ $\frac{10 1.0918 1.4817 2.0645 1.430 C_{4n} L_{5n} C_{6n} L_{7n} C_{8n} L_{9n} C_{10n}}{Use these component designations for odd order circuits of Fig. 9.7-12b.}$ $\frac{10 Chapter 9 - Switched Capacitor Circuits (6/4/01)}{CMOS Analog Circuit Design} Page 9.7-40 Pa$											1.7317		1
Use these component designations for odd order circuits of Fig. 9.7-12b. Use these component designations for odd order circuits of Fig. 9.7-12b. Chapter 9 - Switched Capacitor Circuits (6/4/01) $CMOS$ Analog Circuit Design Page 9.7-40 EXAMPLE 9.7-9 - Use of the Table 9.7-3 to Find a Singly-Terminated , <i>RLC</i> Low pass Filter Find a singly-terminated, normalized, <i>RLC</i> filter for a 4th-order Butterworth low pass filter approximation. Solution Use Table 9.7-3 with the component designations at the top to get: $L_{4n}=1.5307$ H $L_{2n}=1.0824$ H $+$		10	1.0918	1.4817	2.0645		2.1658	1.7306			2.1111	1.3801	
Chapter 9 - Switched Capacitor Circuits (6/4/01) CMOS Analog Circuit Design Page 9.7-40 EXAMPLE 9.7-9 - Use of the Table 9.7-3 to Find a Singly-Terminated, <i>RLC</i> Low pass Filter Find a singly-terminated, normalized, <i>RLC</i> filter for a 4th-order Butterworth low pass filter approximation. Solution Use Table 9.7-3 with the component designations at the top to get: $L_{4n}=1.5307 \text{ H} L_{2n}=1.0824 \text{ H}$					-							C _{10n}	
Use Table 9.7-3 with the component designations at the top to get: $L_{4n}=1.5307 \text{ H} L_{2n}=1.0824 \text{ H}$ +	CMOS A	nalog	Circuit D	esign —									— Page 9.7-40
+	<i>CMOS A</i> EXAM approxi	nalog PLE Find a matio	<i>Circuit D</i> 9.7-9 - I singly-t	esign <u>–</u> Use of t	he Tab	le 9.7-3	to Find	l a Sing	gly-Terr	ninated	, RLC I	Low pa	– Page 9.7-40 ss Filter
$V_{in}(s_n) \underbrace{\begin{array}{c} C_{3n} = \underbrace{}{1.5772} F \\ \hline \end{array} \underbrace{\begin{array}{c} C_{1n} = \underbrace{}{0.3827} F \\ \hline \end{array} \underbrace{\begin{array}{c} 1 \\ \Omega \\ \bullet \end{array}} \underbrace{\begin{array}{c} V_{out}(s_n) \\ \hline \end{array}}_{\sigma}$	<i>CMOS A</i> EXAM Exam <i>B</i> <i>approxi</i> <i>Solutio</i>	nalog (PLE Find a matio	Circuit D 9.7-9 - T singly-t n.	esign — Use of t erminate	he Tab ed, norn	le 9.7-3 nalized,	to Find <i>RLC</i> filt	l a Sing ter for a	gly-Terr 4th-ord	ninated er Butte	, RLC I	Low pa	– Page 9.7-40 ss Filter
	<i>CMOS A</i> EXAM B approxi <i>Solutio</i>	nalog (PLE Find a matio	Circuit D 9.7-9 - T singly-t n.	esign — Use of t erminate	he Tab ed, norn he comp	le 9.7-3 nalized, ponent c	to Find RLC filt lesignat 7 H L _{2n} :	I a Sing ter for a ions at t =1.0824	gly-Terr 4th-ord the top to H	ninated er Butte o get:	, <i>RLC</i> I rworth i	Low pa	– Page 9.7-40 ss Filter
	<i>CMOS A</i> EXAM Exam <i>B</i> <i>approxi</i> <i>Solutio</i>	nalog (PLE Find a matio	Circuit D 9.7-9 - T singly-t n.	esign — Use of t erminate	he Tab ed, norn he comp L, +	le 9.7-3 nalized, ponent c	to Find RLC filt lesignat 7 H L _{2n} :	I a Sing ter for a ions at t =1.0824	gly-Terr 4th-ord the top to H	ninated er Butte o get:	, <i>RLC</i> I rworth i	Low pa	– Page 9.7-40 ss Filter
	<i>CMOS A</i> EXAM Exam <i>Solutio</i>	nalog (PLE Find a matio	Circuit D 9.7-9 - T singly-t n.	esign — Use of t erminate	he Tab ed, norn he comp L, +	le 9.7-3 nalized, ponent c	to Find RLC filt lesignat 7 H L _{2n} :	I a Sing ter for a ions at t =1.0824	gly-Terr 4th-ord the top to H	ninated er Butte o get:	, <i>RLC</i> I rworth i	Low pa	– Page 9.7-40 ss Filter
	<i>CMOS A</i> EXAM Exam <i>Solutio</i>	nalog (PLE Find a matio	Circuit D 9.7-9 - T singly-t n.	esign — Use of t erminate	he Tab ed, norn he comp L, +	le 9.7-3 nalized, ponent c	to Find RLC filt lesignat 7 H L _{2n} :	I a Sing ter for a ions at t =1.0824	gly-Terr 4th-ord the top to H	ninated er Butte o get:	, <i>RLC</i> I rworth i	Low pa	– Page 9.7-40 ss Filter







-CMOS Analog Circuit Design -

Page 9.7-47

THE STATE VARIABLE FUNCTIONS

Solve for each of the state variables a function of itself and other state variables.

$$\begin{aligned} V_{1}^{'}(s) &= \frac{R'}{sL_{1n}} \Big[V_{in}(s) - V_{2}(s) - \Big(\frac{R_{0n}}{R'}\Big) V_{1}^{'}(s) \Big] \\ V_{2}(s) &= \frac{1}{sR'C_{2n}} \left[V_{1}^{'}(s) - V_{3}^{'}(s) \right] \\ V_{3}^{'}(s) &= \frac{R'}{sL_{3n}} \left[V_{2}(s) - V_{4}(s) \right] \\ V_{4}(s) &= \frac{1}{sR'C_{4n}} \left[V_{3}^{'}(s) - \Big(\frac{R'}{R_{6n}}\Big) V_{out}(s) \right] \\ V_{out}(s) &= \frac{R_{6n}}{sL_{5n}} \left[V_{4}(s) - V_{out}(s) \right] \end{aligned}$$

Note that each of these functions is the integration of voltage variables and is easily realized using the switched capacitor integrators of Sec. 9.3.

Chapter 9 - Switched Capacitor Circuits (6/4/01)

© P.E. Allen, 2001

-CMOS Analog Circuit Design -

Page 9.7-48

GENERAL DESIGN PROCEDURE FOR LOW PASS, SC LADDER FILTERS


1.) From T_{BP} , T_{SB} , and Ω_n (or A_{PB} , A_{SB} , and Ω_n) determine the required order of the filter approximation.

2.) From tables similar to Table 9.7-3 and 9.7-2 find the RLC prototype filter approximation.

3.) Write the state equations and rearrange them so each state variable is equal to the integrator of various inputs.

4.) Realize each of rearranged state equations by the switched capacitor integrators of Secs. 9.3.





remove the -6dB of the *RLC* prototype. The total capacitance of the first integrator is

First integrator capacitance =
$$2 + \frac{2(0.1472)}{0.1472} + \frac{1}{0.1472} = 10.79$$
 units of capacitance.

CMOS Analog Circuit Design _

EXAMPLE 9.7-11 - Continued

$$C_{2n}: \qquad V_2(s_n) = \frac{1}{s_n R' C_{2n}} \left[V_1(s_n) - V_2(s_n) \right]$$
(4)

This equation can be realized by the switched capacitor integrator of Fig. 9.7-18 which has one noninverting input and one inverting input. As before we write that

$$V_2(z) = \frac{1}{z - 1} \left[\alpha_{12} V_1(z) - \alpha_{22} z V_3(z) \right].$$
 (5)

Simplifying as above gives

$$V_2(s_n) \approx \frac{1}{s_n T_n} \left[\alpha_{12} V_1(s_n) - \alpha_{22} V_3(s_n) \right].$$

Equating Eq. (4) to Eq. (6) yields the design of the capacitor ratios for the second integrator as

$$\alpha_{12} = \alpha_{22} = \frac{T_n}{R'C_{2n}} = \frac{\omega_{PB}}{R'f_cC_{2n}} = \frac{2000\pi}{1\cdot 20,000\cdot 1.0911} = 0.2879.$$

 $V'_1(e^{j\omega})$

The second integrator has a total capacitance of

Second integrator capacitance =
$$\frac{1}{0.2879}$$
 + 2 = 5.47 units of capacitance.

Chapter 9 - Switched Capacitor Circuits (6/4/01)

© P.E. Allen, 2001

Figure 9.7-18 - Realization of V2.

CMOS Analog Circuit Design -

$$L_{3n}: \qquad V'_{3}(s_{n}) = \frac{R'}{s_{n} L_{3n}} \left[V_{2}(s_{n}) - V_{4}(s_{n}) \right] \tag{7}$$

Eq. (7) can be realized by the switched capacitor integrator of Fig. 9.7-19 which has one noninverting input and one inverting input. For this circuit we get

$$V_{3}(z) = \frac{1}{z-1} \left[\alpha_{13} V_{2}(z) - \alpha_{23} z V_{4}(z) \right] .$$
 (8)

Simplifying as above gives

1

$$V_3(s_n) \approx \frac{1}{s_n T_n} [\alpha_{13} V_2(s_n) - \alpha_{23} V_4(s_n)]$$


Equating Eq. (7) to Eq. (9) yields the capacitor ratios for the third integrator as

$$\alpha_{13} = \alpha_{23} = \frac{R'T_n}{L_{3n}} = \frac{R'\omega_{PB}}{f_c L_{3n}} = \frac{1.2000\pi}{20,000\cdot 3.0009} = 0.1047$$

The third integrator has a total capacitance of

Third integrator capacitance =
$$\frac{1}{0.1047}$$
 + 2 = 11.55 units of capacitance

Chapter 9 - Switched Capacitor Circuits (6/4/01)-



 $V_{2}(ej\omega) \circ \overbrace{\phi_{1}}^{\alpha_{13}C_{3}} \overbrace{\phi_{2}}^{C_{3}} \overbrace{V_{3}(ej\omega)}^{V_{3}(ej\omega)}$ $V_{4}(ej\omega) \circ \overbrace{\phi_{2}}^{d} \overbrace{=}^{d} \alpha_{23}C_{3}$ $\downarrow \downarrow \downarrow$ $\downarrow \downarrow$ $\downarrow \downarrow$ $\downarrow \downarrow$ $\downarrow \downarrow$

Figure 9.7-19 - Realization of V3'.

(9)

Page 9.7-52



 $V_2(ej\omega)$

(6)

CMOS Analog Circuit Design -

EXAMPLE 9.7-11 - Continued

$$C_{4n}: \quad V_4(s_n) = \frac{1}{s_n R' C_{4n}} \left[V_3'(s_n) - \left(\frac{R'}{R_{6n}}\right) V_{out}(s_n) \right] (10)$$

Eq. (10) can be realized by the switched capacitor integrator of Fig. 9.7-20 with one noninverting and one inverting input. As before we write that

$$V_4(z) = \frac{1}{z - 1} \left[\alpha_{14} V_3(z) - \alpha_{24} z V_{out}(z) \right].$$
(11)

Assuming that $f_{PB} < f_c$ gives

$$V_4(s_n) \approx \frac{1}{s_n T_n} \left[\alpha_{14} V_3(s_n) - \alpha_{24} V_{out}(s_n) \right].$$
 (12)

Equating Eq. (10) to Eq. (12) yields the design of the capacitor ratios for the fourth integrator as

 $V'_2(e^{j\omega})$

'_{out}(ejω)

Figure 9.7-20 - Realization of V4.

$$\alpha_{14} = \alpha_{24} = \frac{T_n}{R'C_{4n}} = \frac{\omega_{PB}}{R'f_cC_{4n}} = \frac{2000\pi}{1\cdot 20,000\cdot 1.0911} = 0.2879$$

if $R' = R_{0n}$. In this case, we note that fourth integrator is identical to the second integrator with the same total integrator capacitance.

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

CMOS Analog Circuit Design 🗕

EXAMPLE 9.7-11 - Continued

$$L_{5n}: \quad V_{out}(s_n) = \frac{K_{6n}}{s_n L_{5n}} \left[V_4(s_n) - V_{out}(s_n) \right]$$
(13)

The last state equation, Eq. (13), can be realized by the switched capacitor integrator of Fig. 9.7-21 which has one noninverting input and one inverting input. For this circuit we get

$$V_{out}(z) = \frac{1}{z - 1} \left[\alpha_{15} V_4(z) - \alpha_{25} z V_{out}(z) \right] .$$
(14)

Simplifying as before gives

$$V_{out}(s_n) \approx \frac{1}{s_n T_n} \left[\alpha_{15} V_4(s_n) - \alpha_{25} V_{out}(s_n) \right].$$
 (15)

Equating Eq. (13) to Eq. (15) yields the capacitor ratios for the fifth integrator as

$$\alpha_{15} = \alpha_{25} = \frac{R_{6n}T_n}{L_{3n}} = \frac{R_{6n}\omega_{PB}}{f_c L_{3n}} = \frac{1.2000\pi}{20,000 \cdot 2.1349} = 0.1472$$


where $R_{6n} = 1\Omega$.

The total capacitance of the fifth integrator is

Chapter 9 - Switched Capacitor Circuits (6/4/01)-

Fifth integrator capacitance =
$$\frac{1}{0.1472}$$
 + 2 = 8.79 units of capacitance

We see that the total capacitance of this filter is 10.79 + 5.47 + 11.53 + 5.47 + 8.79 = 42.05. We note that Ex. 9.7-5 which used the cascade approach for the same specification required 49.10 units of capacitance.




- © P.E. Allen, 2001


Page 9.7-54

 $\frac{1}{2}$ $\frac{1}{2}$


 $V_{out}(e^{j\omega})$





 $V_4(e^{j\omega})$




EXAMPLE 9.7-11 - Continued	
SPICE Input File:	
**************************************	**************************************
Chapter 9 - Switched Capacitor Circuits (6/4/01)	© P.E. Allen, 2001
CMOS Analog Circuit Design	Page 9.7-58
EXAMPLE 9.7-11 - Continued SPICE Input File: .SUBCKT NC11 1 2 3 4 RNC1 1 0 3.3978XNC1 1 0 10 DELAY GNC1 1 0 10 0 .2943 XNC2 1 4 14 DELAY GNC2 4 1 14 0 .2943 XNC3 4 0 40 DELAYGNC3 4 0 40 0 .2943 RNC2 4 0 3.3978	.SUBCKT NC4 1 2 3 4 RNC1 1 0 3.4730 XNC1 1 0 10 DELAY GNC1 1 0 10 0 0.2879 XNC2 1 4 14 DELAY GNC2 4 1 14 0.2879 XNC3 4 0 40 DELAY GNC3 4 0 40 0.1472 RNC2 4 0 6.7955 .ENDS NC4
.ENDS NC11 .SUBCKT NC2 1 2 3 4 RNC1 1 0 3.4730 XNC1 1 0 10 DELAY GNC1 1 0 10 0 .2879 XNC2 1 4 14 DELAY GNC2 4 1 14 0 0.2879 XNC3 4 0 40 DELAY	.SUBCKT PC1 1 2 3 4 RPC1 2 4 6.7934 .ENDS PC1 .SUBCKT PC2 1 2 3 4 RPC1 2 4 3.4730 .ENDS PC2













Chapter 9 - Switched Capacitor Circuits (6/4/01)-





Chapter 9 - Switched Capacitor Circuits (6/4/01)-

- © P.E. Allen, 2001 -

EXAMPLE 9.7-13 - Continued

$$I_2(s) = Y_{2bn}[V_1(s) - V_3(s)] \longrightarrow V_2'(s) = \left(\frac{sR/L_{2bn}}{s^{2}+1}\right)[V_1(s) - V_3(s)]$$
(2)

$$V_{3}(s) = Z_{3bn}(I_{2}(s) - I_{4}(s)) = Z_{3bn}\left(\frac{V_{2}'(s)}{R} - \frac{V_{out}(s)}{R_{5n}}\right) \to V_{3}(s) = \frac{s/RC_{3bn}}{s^{2} + 1} \left[V_{2}'(s) - \left(\frac{R}{R_{5n}}\right)V_{out}\right]$$
(3)


and

$$I_{4}(s) = Y_{4bn}[V_{3}(s) - V_{out}(s)] \rightarrow V_{out}(s) = R_{5n}Y_{4bn}[V_{3}(s) - V_{out}(s)]$$

or
$$V_{out}(s) = \frac{sR_{5n}/L_{4bn}}{s^{2} + 1}[V_{3}(s) - V_{out}(s)]$$

The design of the state equations requires a re-examination of the low-Q and high-Q biquad circuits. Close examination of the above state equations and these biquads shows that the high-Q biquad can only have inverting inputs. Therefore, we shall use the low-Q biquad to realize the above state equations because it can have both inverting and noninverting inputs.

For the low-Q biquad, if we let $\alpha_1 = \alpha_3 = \alpha_6 = 0$, we get



We see that all α_2 's and α_5 's will be given as: $\alpha_2 \alpha_5 = T_n^2 = \Omega_n^2 T^2 = \frac{\omega_r^2}{f_c^2} = (2\pi)^2 \left(\frac{f_r}{f_c}\right)^2$

Chapter 9 - Switched Capacitor Circuits (6/4/01)

CMOS Analog Circuit Design 🗕

EXAMPLE 9.7-13 - Continued

Therefore, let

e, let
$$\alpha_2 = |\alpha_5| = \frac{2\pi g_r}{f_c} = \frac{2\pi 3 \times 10^5}{128 \times 10^5} = 0.1473$$

Now all that is left is to design α_4 for each stage (assuming $R_{0n} = R_{5n} = R = 1\Omega$). Also, the sum of capacitances per stage will be:

$$\Sigma$$
 capacitances/stage = $\frac{\alpha_2}{\alpha_{min}} + \frac{|\alpha_5|}{\alpha_{min}} + \frac{2}{\alpha_{min}} + \frac{\alpha_4}{\alpha_{min}} x$ (no. of inputs)

<u>Stage 1</u>

$$\frac{\alpha_{41}}{T_n} = \frac{1}{R_{0n}C_{1bn}} \longrightarrow \alpha_{41} = \frac{T_n}{R_{0n}C_{1bn}} = \frac{\omega_r \cdot BW}{f_c \cdot \omega_r \cdot C_{1ln}} = \frac{2\pi \cdot 600}{128 \times 10^3 \cdot 0.7658} = 0.03848$$

There will be one noninverting input (V_{in}) and two inverting inputs $(V_2' \text{ and } V_1)$.

 Σ capacitances = $\frac{2(0.1437)}{0.03848} + \frac{2}{0.03848} + 3 = 62.44$ units of capacitance

Stage 2

$$\frac{\alpha_{42}}{T_n} = \frac{R}{L_{2bn}} \longrightarrow \alpha_{42} = \frac{T_n \cdot BW}{\omega_r L_{2ln}} = \frac{\omega_r \cdot BW}{f_c \cdot \omega_r \cdot L_{2ln}} = \frac{2\pi \cdot 600}{128 \times 10^3 \cdot 1.8478} = 0.01594$$

There will be one noninverting input (V₁) and one inverting input (V₂).

There will be one noninverting input (V_1) and one inverting input (V_3) .

 Σ capacitances = $\frac{2(0.1437)}{0.01594} + \frac{2}{0.01594} + 2 = 145.50 =$ units of capacitance e 3

Stage 3

Same as stage 2. $\alpha_{43} = 0.01594$

There will be one noninverting input (V_2') and one inverting input (V_{out}) .


 Σ capacitances = 145.50 units of capacitance


© P.E. Allen, 2001

Page 9.7-70 -

Page 9.7-69

(4)





Page 9.7-75 CMOS Analog Circuit Design SIMULATION OF NOISE IN SWITCHED CAPACITOR FILTERS The noise of switched capacitor filters can be simulated using the above concepts. 1.) Convert the switched capacitor filter to a continuous time equivalent filter by replacing each switched capacitor with a resistor whose value is $1/(f_cC)$. 2.) Multiply the noise of this resistance by $2f_R/f_c$, to make the resulting noise to approximate that of the switched capacitor filter. Unfortunately, simulators like SPICE do not permit the multiplication of the thermal noise. Another approach is to assume that the resistors are noise-free and build a noise generator that represents the effect of the noise of v_{BN}^2 . 1.) Put a zero dc current through a resistor identical to the one being modeled. 2.) A voltage source that is dependent on the voltage across this resistor can be placed at the input of an op amp to implement v_{BN}^2 . The gain of the voltage dependent source should be $2f_R/f_c$. 3.) Model all resistors that represent switched capacitors in the same manner. The resulting noise source model along with the normal noise sources of the op amp will serve as a reasonable approximation to the noise in a switched capacitor filter. Chapter 9 - Switched Capacitor Circuits (6/4/01)-- © P.E. Allen, 2001 CMOS Analog Circuit Design Page 9.7-76 -**CONTINUOUS TIME ANTI-ALIASING FILTERS** Sallen and Key, Unity Gain, Low Pass Filter: \ Voltage Amplifier (b.) (a.) Fig. 9.7-29 - (a.) A second-order, low pass active filter using positive feedback. (b.) The realization of the voltage amplifier *K* by the noninverting op amp configuration. Transfer function: $\frac{V_{out}(s)}{V_{in}(s)} = \frac{\frac{K}{R_1R_3C_2C_4}}{s^2 + s\left(\frac{1}{R_3C_4} + \frac{1}{R_1C_2} + \frac{1}{R_3C_2} - \frac{K}{R_3C_4}\right) + \frac{1}{R_1R_3C_2C_4}} = \frac{T_{LP}(0) \omega_o^2}{s^2 + \left(\frac{\omega_o}{Q}\right)s + \omega_o^2}$ We desire K = 1 in order to not influence the passband gain of the SCF. Therefore, with K = 1,

 $\frac{V_{out}(s)}{V_{in}(s)} = \frac{\overline{R_1 R_3 C_2 C_4}}{s^2 + s \left(\frac{1}{R_1 C_2} + \frac{1}{R_3 C_2}\right) + \frac{1}{R_1 R_3 C_2 C_4}} = \frac{1/mn(RC)^2}{s^2 + (1/RC)[(n+1)/n]s + 1/mn(RC)^2}$ $R_3 = nR_1 = nR$ and $C_4 = mC_2 = mC$.

where

CMOS Analog Circuit Design -

Page 9.7-77

DESIGN EQS. FOR THE UNITY GAIN, SALLEN AND KEY LOW PASS FILTER

Equating $V_{out}(s)/V_{in}(s)$ to the standard second-order low pass transfer function, we get two design equations which are

$$\omega_o = \frac{1}{\sqrt{mnRC}}$$
$$\frac{1}{Q} = (n+1)\sqrt{\frac{m}{n}}$$

The approach to designing the components of Fig. 9.7-29a is to select a value of m compatible with standard capacitor values such that

$$m \le \frac{1}{4Q^2}$$

Then, *n*, can be calculated from

$$n = \left(\frac{1}{2mQ^2} - 1\right) \pm \frac{1}{2mQ^2} \sqrt{1 - 4mQ^2} .$$

This equation provides two values of n for any given Q and m. It can be shown that these values are reciprocal. Thus, the use of either one produces the same element spread.

Chapter 9 - Switched Capacitor Circuits (6/4/01)

- Page 9.7-78 -

© P.E. Allen, 2001

EXAMPLE 9.7-9 - Application of the Sallen-Key Anti-Aliasing Filter

Use the above design approach to design a second-order, low-pass filter using Fig. 9.7-7a if Q = 0.707 and $f_o = 1$ kHz

Solution

We see that *m* should be less than 0.5 for this example. Let us choose m = 0.5.

 $m = 0.5 \rightarrow n = 1.$

These choices guarantee that Q = 0.707.


Now, use
$$\omega_o = \frac{1}{\sqrt{mnRC}}$$
 to find the *RC* product $\rightarrow RC = 0.225 \times 10^{-3}$.

At this point, one has to try different values to see what is best for the given situation (typically the area required).

Let us choose $C = C_2 = 500$ pF.

This gives $R = R_1 = 450 \text{k}\Omega$. Thus, $C_4 = 250 \text{pF}$ and $R_3 = 450 \text{k}\Omega$.

It is readily apparent that the anti-aliasing filter will require considerable area to implement.



SUMMARY	
• Switched capacitor circuits have reached maturity in CMOS te	echnology.
• The switched capacitor circuit concept was a pivotal step in the processing circuits in CMOS technology.	e implementation of analog signal
• The accuracy of the signal processing is proportional to capaci	tor ratios.
Switched capacitor circuits have been developed for:	
Amplification	
Integration	
Differentiation	
Summation	
Filtering	
Comparing	
Analog-digital conversion	
Approaches to switched capacitor circuit design:	
Oversampled approach - clock frequency is much greater	than the signal frequency
z-domain approach - specifications converted to the z-dom operate to within half of the clock frequency	ain and directly realized, can
• Switched capacitor circuits can be simulated in the frequency of	domain by SPICE or SWITCAP
• Clock feedthrough and <i>kT/C</i> noise represent the lower limit of capacitor circuits.	the dynamic range of switched