Track & Hold: Architectures and Circuits

Analog and Mixed-Signal Center, TAMU

Sample-and-Hold Circuit



Performances of S & H





S/H Circuit Waveforms and Performance Parameters





Performance Definition

- Acquisition Time: the required time for the output transient after the sampling signal.
- Hold Settling Time: the time after the hold signal required for the output to settle within an acceptable error.
- Pedestal Error: due to the transition of sample to hold mode.
- Voltage Drift: the rate of discharge of the sampling capacitor during the hold mode.
- Dynamic Range: the ratio of the maximum and minimum input level, which can be sampled with a given resolution.

Performance Definition

- Nonlinearity Error: the maximum deviation of the V_{out}/V_{in} characteristic from the straight line passed through the end points.
 - Gain Error: the deviation of the slope of the straight line from unity.

٠



Analog and Mixed-Signal Center, TAMU

Track and hold

Performance Definition

• Hold Mode Feedthrough: the percentage of the input signal that appears at the output during the hold mode.



Performance Definition

• Aperture Error: the random variation of the turn off time of the switch results in an uncertain sampling time.



Performance Definition

- Signal-to-Noise Ratio (SNR): the ration of the signal power to the noise power at the output. The sources of noise are the input and output buffer, switch, and clock jitter.
- Signal to Noise + Distortion Ratio (SNDR): the ration of signal power to the total noise and harmonic power at the output. The source of harmonics are the nonlinearity of the buffers and the switch.



Sample-and-Hold Basic Architectures



Fig. 1 An open-loop track and hold realized using MOS technology.





Fig. 2 An open-loop track and hold realized using a CMOS transmission gate.



Fig. 3 An open-loop track and hold realized using an n-channel switch along with a dummy switch for clock-feedthrough cancellation.



Analog and Mixed-Signal Center, TAMU

Buffered Sample & Hold Circuit

 \square I nput and Output Buffer:

The capacitor voltage during the hold mode can be affected by the current drawn by the following circuit. Therefore, the output voltage is buffered.



Analog and Mixed-Signal Center, TAMU

Unity Gain Buffer Circuit: BJT and CMOS implementations





Track & Hold (T&H) Circuit

Simple Closed-Loop Architecture:

During the sampling time, the drain and source voltage of MOS switch are closed to ground. Thus the charge injection and clock feedthrough introduce an offset voltage at the output and is independent of the input voltage.



T&H Circuit: Closed-Loop Architecture Offset Voltage Cancellation:

The charge injection and clock feedthrough can be cancel out by applying a replica of the offset voltage to the positive terminal of the second amplifier (common-mode voltage).



T&H Circuit: Switched Capacitor

Switched-Capacitor Architecture:

This architecture consists of sampling capacitor $C_{S'}$, amplifier G_m , and MOS switches.



Evolution of S/H Architectures



Fig A. Closed-loop sample-and-hold architecture.



Fig B. Including an opamp in a feedback loop of a sample and hold to increase the input impedance.



C. Adding on additional switch to the S/H of Fig B to minimize slewing time.



Fig D An improved configuration for an S/H as compared to that of Fig C

T&H Circuit: Current-Mode

Current-Mode Architecture:

Advantages: high-speed (over 100MHz) and low voltage (<1.2). The speed depends on the time constant given by:



Two Op Amps S/H Circuit





A 5 MHz track-and-hold circuit, using discrete components, with charge compensation to minimize the hold step.



Fig. The clock waveforms for V_{in} and ϕ_{clk} used to illustrate how a finite slope for the sampling clock introduces sampling-time jitter.



Fig. Closed-loop sample-and-hold architecture with pedestal cancellation.



S/H Open Loop Architecture with Miller Capacitance

Fig. Open-loop architecture with Miller capacitance. (a) Basic circuit; (b) equivalent circuit in the acquisition mode; (c) equivalent circuit in the hold mode.

The open-loop architecture with Miller capacitance employs two different values of capacitance in the acquisition and hold modes to achieve high speed and small pedestal error. This is accomplished using a Miller amplifier that multiplies the effective value of the sampling capacitor by a large number when the SHA enters the hold mode.

Switched-Capacitor S/H Implementations



A switched-capacitor sample and hole and low-pass filter.



A switched-capacitor S/H.

MULTIPLEXED-INPUT ARCHITECTURES









Multiplexed-input architecture. (a) Basic (single-ended) circuit;

(b) equivalent circuit in the hold mode.





Equivalent circuits of dual-loop multiplexed-input architecture. (b) Acquisition mode; (c) hold mode.

T&H Circuit: Current-Mode

Closed-Loop Current-Mode Architecture:

This architecture needs stability and speed considerations. The distortion of G_{m_2} affects directly the output current [21].



T&H Circuit: Example

BiCMOS Track & Hold Amplifier (12-Bit & 50Msps):

This circuit consists of input buffer, hold section, and output buffer [3].

C_s=3pF C_{FF} is a feedforward compensation capacitor for the charge injection of Q₄



RECYCLING S/H ARCHITECTURE







Fig. 17 Equivalent circuits of recycling architecture. (a) Sampling mode; (b) hold mode.

Integratating Amplifier S/H Circuit



Improved S/H Circuit





L.Dai and R. Harjani," CMOS Switched-Op-Amp Based Sample and Hold Circuit, I EEE JSSC, January 2000, pp 109-113 Charge injection and clock feedthrough mechanism



$$Q_{ch} = -WLC_{ox}(V_{GS} - V_T)$$

$$\Delta V' = \frac{k \cdot Q_{ch}}{C_h} = -\frac{kWLC_{ox}(V_{GS} - V_T)}{C_h}$$

$$\Delta V'' = -\frac{(V_{DD} - V_{SS})C_{para}}{C_{para} + C_h}$$

Channel charge in (top) triode and (bottom) saturation







Simplified model of the pseudo-differential SOP-based S/H



Folded cascode switched op-amp in the unity-gain feedback configuration

Simulation results for a complete cycle of sampledand-held waveform Simulation results of the spectrum of the sampledand-held waveform



References

- [1] U.L. McCreary and P.R. Gray, "All-MOS charge redistribution analog-to-digital conversion techniques," *IEEE J. Solid-State Circuits*, vol. SC-10, pp. 371-379, Dec. 1975.
- [2] P. Van Peteghem and W. Sanaen, "Single versus complementary switches: A discussion of clock feedthrough in SC circuits," in *Proc. 12th Eur. Solid-State Circuits Conf. (ESSCIRC* '86), Delft, the Netherlands, Sept. 1986, pp. 16-18.
- [3] C. Eichenberger and W. Guggenbuhl, "Dummy transistor compensation of analog MOS switches," *IEEE J. Solid-State Circuits*, vol. 24, pp. 1143-1146, Aug. 1991.
- [4] M. Nayebi and B.A. Wooley, "A 10-bit video BiCMOS track-and-hold amplifier," *IEEE J. Solid-State Circuits*, vol. 24, pp. 1507-1516, Dec. 1989.
- [5] P.J. Lim and B.A. Wooley, "A high-speed sample-and-hold technique using a miller hold capacitance," *IEEE Solid-State Circuits*, vol. 26, pp. 643-651, Apr. 1991.
- [6] G.C. Temes, Y. Huang, and P.F. Ferguson Jr., "A high-frequency track-and-hold stage with offset and gain compensation," *IEEE Trans. Circuits Syst.* 11, vol. 42, pp. 559-560. Aug. 1995.
- [7] S. Brigati, F. Maloberti, and G. Torelli, "A CMOS sample and hold for high-speed ADC's," in Proc. IEEE Int. Symp. Circuits and Systems Circuits and Systems Connecting the World, vol. 1, May 1996, pp. 163-166.
- [8] J.H. Shieh, M. Patil, and B.J. Sheu, "Measurement and analysis of charge injection in MOS switches," *IEEE J. Solid-State Circuits*, vol. SC-22, pp. 277-281, Apr. 1986.
- [9] G. Wegman, E.A. Vittoz, and F. Rahali, "Charge injection in analog MOS switches," *IEEE J. Solid-State Circuits*, vol. SC-22, pp. 1091-1097, Dec. 1987.
- [10] D. Jons and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
- [11] J. Crols and M. Steyaert, "Switched-opamp: An approach to realize full CMOS switchedcapacitor circuits at very low power supply voltages," *IEEE J. Solid-State Circuits*, vol. 29, no. 8, Aug. 1994.