

What are Comparators?

A 1-Bit Analog-Digital Converter





Inputs Analog Signals and Outputs a Digital Signal




Static Characteristics


Ideal Comparator





Real Comparator





Definitions


 V_{OH} = the high output of the comparator V_{OL} = the low level output of the comparator

Gain = $A_v = \lim_{\Delta V \to 0} \frac{V_{OH} - V_{OL}}{\Delta V}$ where ΔV is the input voltage change


 V_{IH} = smallest input voltage at which the output voltage is V_{OH} V_{IL} = largest input voltage at which the output voltage is V_{OL}

 V_{OS} = the input voltage necessary to make the output equal $\frac{V_{OH}+V_{OL}}{2}$ when $v_P = v_N$.

Comparator Macromodel



$$f_{1}(v_{p}'-v_{N}') = \begin{cases} V_{OH} \text{ for } (v_{p}'-v_{N}') > V_{IH} \\ A_{v}(v_{p}'-v_{N}') \text{ for } V_{IL} < (v_{p}'-v_{N}') < V_{IH} \\ V_{OL} \text{ for } (v_{p}'-v_{N}') < V_{IL} \end{cases}$$



Propagation Delay = (Rise Time + Fall Time)/2

Propagation Delay Frequency Domain

$$A_{\nu}(s) = \frac{A_{\nu}(0)}{\frac{s}{\omega_c} + 1} = \frac{A_{\nu}(0)}{s\tau_c + 1}$$

 $A_V(0) = dc$ voltage gain of the comparator $\omega_C = \frac{1}{\tau_c} = -3dB$ frequency of the comparator or the magnitude of the pole

Time Domain

 $v_o(t) = A_v(0) [1 - e^{-t/\tau_c}] V_{in}$

 V_{in} = the magnitude of the step input.


$$\frac{V_{OH}-V_{OL}}{2} = A_{v}(0) \left[1 - e^{-t_{p}/\tau_{c}}\right] V_{in} \quad \Rightarrow \quad t_{p} = \tau_{c} \ln \left[\frac{1}{1 - \frac{V_{OH}-V_{OL}}{2A_{v}(0)V_{in}}}\right]$$

Define

$$V_{in}(\min) = \frac{V_{OH} - V_{OL}}{A_v(0)} \qquad k = \frac{V_{in}}{V_{in}(\min)}$$

Propagation Delay

$$t_p = \tau_C \ln\left[\frac{2k}{2k-1}\right]$$



Slew Rate

For large overdrives, the comparator is limited by Slew Rate

Slew Rate

Analysis similar to an operational amplifier


> Depends on current charging/discharging a capacitor


Slew Rate =
$$\frac{dv}{dt} = \frac{I}{C}$$

Propagation Delay when slew rate limited

$$t_p = \Delta T = \frac{\Delta V}{SR} = \frac{V_{OH} - V_{OL}}{2 \cdot SR}$$

Comparator Circuits






2-stage Comparator

Does not require compensation. Why?

better slew rate performance

Higher Gain Comparators



M8-M11 form CMOS Inverters

Performance Metrics

Maximum Output Voltage

$$V_{OH} = V_{DD} - (V_{DD} - V_{G6}(\text{min}) - |V_{TP}|) \left[1 - \sqrt{1 - \frac{8I_7}{\beta_6(V_{DD} - V_{G6}(\text{min}) - |V_{TP}|)^2}}\right]$$

Minimum Output Voltage

 $V_{OL} = V_{SS}$ Open Loop Gain $A_{V}(0) = \left(\frac{g_{m1}}{g_{ds2} + g_{ds4}}\right) \left(\frac{g_{m6}}{g_{ds6} + g_{ds7}}\right)$

Frequency Response

$$A_{\nu}(s) = \frac{A_{\nu}(0)}{\left(\frac{s}{p_1} - 1\right)\left(\frac{s}{p_2} - 1\right)} \qquad p_1 = \frac{-(g_{ds2} + g_{ds4})}{C_I} \qquad p_2 = \frac{-(g_{ds6} + g_{ds7})}{C_{II}}$$

Performance Metrics

Propagation Delay


$$v_{out}(t) = A_{\nu}(0)V_{in} \left[1 + \frac{p_2 e^{tp_1}}{p_1 - p_2} - \frac{p_1 e^{tp_2}}{p_1 - p_2} \right]$$

Simplifying
$$v_{out}(t_n) = A_{\nu}(0)V_{in} \left[1 - \frac{m}{m - 1}e^{-t_n} + \frac{1}{m - 1}e^{-mt_n} \right]$$
$$m = \frac{p_2}{p_1} \neq 1 \quad \text{and} \quad t_n = -tp_1$$

$$t_{pn} \approx \sqrt{\frac{V_{OH} + V_{OL}}{mA_{\nu}(0)V_{in}}} = \sqrt{\frac{V_{in}(\min)}{mV_{in}}} = \frac{1}{\sqrt{mk}}$$
Linear Analysis


Comparator slews if a large input overdrive is applied

Autozeroing




Key Issues

- > Stability during the autozero cycle
- Charge Injection during switching




Note: Clocks need to be non-overlapping

Influence of Noise




Noise can result in false switching in the comparator



Hysteresis

The trip point is altered as a function of the input
Can be achieved externally or internally

Hysteresis – External Feedback




Upper Trip Point

$$V_{REF} = \left(\frac{R_1}{R_1 + R_2}\right) V_{OL} + \left(\frac{R_2}{R_1 + R_2}\right) V_{TRP} + V_{TRP} + \left(\frac{R_1 + R_2}{R_2}\right) V_{REF} - \frac{R_1}{R_2} V_{OL}$$

Lower Trip Point $V_{REF} = \left(\frac{R_1}{R_1 + R_2}\right) V_{OH} + \left(\frac{R_2}{R_1 + R_2}\right) V_{TRP} = \left(\frac{R_1 + R_2}{R_2}\right) V_{REF} - \frac{R_1}{R_2} V_{OH}$


Hysteresis – External Feedback



Upper Trip Point $v_{IN} = V_{TRP}^{+} = \left(\frac{R_1}{R_1 + R_2}\right) V_{OH} + \left(\frac{R_2}{R_1 + R_2}\right) V_{REF}$

Lower Trip Point $v_{IN} = V_{TRP} = \left(\frac{R_1}{R_1 + R_2}\right) V_{OL} + \left(\frac{R_2}{R_1 + R_2}\right) V_{REF}$


Hysteresis – Internal Feedback



Hysteresis – Internal Feedback

Trip point occurs when current through M2 equals M6


Any further increase will turn on M4/M7 setting the positive feedback in motion



Hysteresis – Internal Feedback

Trip point occurs when current through M1 equals M7

Any further increase will turn on M3/M6 setting the positive feedback in motion




Schmitt Trigger

Assume V_{in} low and V_{out} high

Transistors M1/M2/M6 are off Transistors M3/M4/M5 are on


As Vin is increased M1 turns on I(M1) initially supplied by M3


When M2 turns on it decreases V_{out} that turns off M3 and further turns on M2 \rightarrow Positive feedback



Trip point occurs at the point of turn on of M2


Switch Capacitor Comparator





 ϕ_1 autozeroes the comparator and ϕ_2 performs the comparison

Regenerative Comparators




Use positive feedback to achieve signal comparison

The inputs are initially applied to the outputs of the latch.

- V_{o1} ' = initial input applied to v_{o1}
- V_{o2} ' = initial input applied to v_{o2}

Regenerative Comparators




$$g_{m1}V_{o2} + G_1V_{o1} + sC_1\left(V_{o1} - \frac{V_{o1}'}{s}\right) = g_{m1}V_{o2} + G_1V_{o1} + sC_1V_{o1} - C_1V_{o1}' = 0$$

$$g_{m2}V_{o1} + G_2V_{o2} + sC_2\left(V_{o2} - \frac{V_{o2}'}{s}\right) = g_{m2}V_{o1} + G_2V_{o2} + sC_2V_{o2} - C_2V_{o2}' = 0$$


Defining the output, ΔV_o , and input, ΔV_i , as

 $\Delta V_o = V_{o2} - V_{o1} \quad \text{and} \quad \Delta V_i = V_{o2} - V_{o1}$



The response is rapid towards the end


Comparator using a Latch




M1/M2 act as resistors degenerating M3/M4

High Speed Comparators

Amplifiers have a step response with a negative argument in the exponent
 Latches have a step response with a positive argument in the exponent



Judicious use of both amplifier and latch to achieve high speeds



Summary

- ➢ Comparator Types
 - ➢ High Gain Open Loop Comparators
 - >Improvements include autozeroing/hysteresis
 - Charge Injection Key Limitation
 - Discrete Time Comparators
 - ► Regenerative Comparators
 - ≻High Speed Comparators
 - Pre-amp (High GB) + Latch + Output stage
- Phillip E. Allen and Douglas R. Holberg, CMOS Analog Circuit Design. Oxford University Press, 2nd Edition, New York, 2003.