


The following questions refer to the SCOMP processor we have been using in our projects



Question #1-#4 are matching with the following components

Question #6-10 are digital bus sizes (widths)

- _____ 1. a. Memory
_____ 2. b. Interrupt
_____ 3. c. ALU
_____ 4. d. Timer
_____ 5. e. Peripheral
f. Cache
g. Control
h. LED display

- _____ 6. a. 1
_____ 7. b. 2
_____ 8. c. 4
_____ 9. d. 5
_____ 10. e. 11
f. 12
g. 15
h. 16


_____ 11. What instruction would you use to multiply a number in the accumulator by 4 in a single instruction?
a. ADD
b. SUB
c. JUMP
d. SHIFT
e. LOAD

_____ 12. What command is used to send the accumulator to an IO port?
a. JUMP
b. IN
c. SHIFT
d. OUT
e. LOAD

_____ 13. What command is used to execute a subroutine?
a. RETURN
b. IN
c. CALL
d. OUT
e. JMP


Your company has a critical component used in a larger system that was made from discrete parts that you want to have implemented as part of an FPGA. The problem has been assigned to you to take this component, analyze it, and make an FPGA implementation. The diagram from a breadboard, like the solderless breadboards you use in class is below. The design uses familiar 7402, 7404, and 7474 chips that you have used in lab where one should assume roughly 10ns delay for a gate through this breadboard.

The board has five signals, A, B, C, D, & E and two non-overlapping clock signals, Clock1 & Clock2.



Draw the gate level diagram for this circuit.

Complete the timing diagram for the remaining signals and the probe signal. Why are the clocks non-overlapping and alternating for the four shift registers? Describe the output you would see if $C = 0$? What does the C signal do?



What is the VHDL code for your implementation that performs the same function as this circuit?